Characterization of Fully Silicided Source/Drain SOI UTBB nMOSFETs at Cryogenic Temperatures

[1]  G. Ghibaudo,et al.  Front and back channels coupling and transport on 28 nm FD-SOI MOSFETs down to liquid-He temperature , 2021 .

[2]  Tengteng Lu,et al.  Characterization and Modeling of Native MOSFETs Down to 4.2 K , 2021, IEEE Transactions on Electron Devices.

[3]  G. Ghibaudo,et al.  On the diffusion current in a MOSFET operated down to deep cryogenic temperatures , 2021 .

[4]  Tianchun Ye,et al.  Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs , 2021, Nanomaterials.

[5]  N. Mohapatra,et al.  Effects of Scaling on Analog FoMs of UTBB FD-SOI MOS Transistors: A Detailed Analysis , 2020, IEEE Transactions on Electron Devices.

[6]  G. Ghibaudo,et al.  On the modelling of temperature dependence of subthreshold swing in MOSFETs down to cryogenic temperature , 2020 .

[7]  C. Enz,et al.  Theoretical Limit of Low Temperature Subthreshold Swing in Field-Effect Transistors , 2020, IEEE Electron Device Letters.

[8]  C. Enz,et al.  Inflection Phenomenon in Cryogenic MOSFET Behavior , 2020, IEEE Transactions on Electron Devices.

[9]  B. Kazemi Esfeh,et al.  28 nm FDSOI analog and RF Figures of Merit at N2 cryogenic temperatures , 2019, Solid-State Electronics.

[10]  Denis Flandre,et al.  Self-Heating in 28 FDSOI UTBB MOSFETs at Cryogenic Temperatures , 2019, ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC).

[11]  M. Cassé,et al.  Cryogenic Subthreshold Swing Saturation in FD-SOI MOSFETs Described With Band Broadening , 2019, IEEE Electron Device Letters.

[12]  F. Arnaud,et al.  Cryogenic Temperature Characterization of a 28-nm FD-SOI Dedicated Structure for Advanced CMOS and Quantum Technologies Co-Integration , 2018, IEEE Journal of the Electron Devices Society.

[13]  N. Collaert,et al.  Detailed characterisation of Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures , 2018 .

[14]  Arnout Beckers,et al.  Characterization and Modeling of 28-nm Bulk CMOS Technology Down to 4.2 K , 2018, IEEE Journal of the Electron Devices Society.

[15]  Edoardo Charbon,et al.  The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS , 2018, IEEE Journal of the Electron Devices Society.

[16]  Lin Song,et al.  Cryo-CMOS electronic control for scalable quantum computing , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  G. Ghibaudo,et al.  Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions , 2015 .

[18]  M. K. Md Arshad,et al.  Fully Depletion of Advanced Silicon on Insulator MOSFETs , 2015 .

[19]  S. Trellenkamp,et al.  Strained Si and SiGe Nanowire Tunnel FETs for Logic and Analog Applications , 2015, IEEE Journal of the Electron Devices Society.

[20]  G. Ghibaudo,et al.  Effective field and universal mobility in high-k metal gate UTBB-FDSOI devices , 2014, 2014 International Conference on Microelectronic Test Structures (ICMTS).

[21]  S. Trellenkamp,et al.  20nm Gate length Schottky MOSFETs with ultra thin NiSi/epitaxial NiSi2 source/drain , 2012, Ulis 2011 Ultimate Integration on Silicon.

[22]  O. Faynot,et al.  Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel , 2010 .

[23]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[24]  J. Colinge,et al.  Analytical modeling of the substrate influences on accumulation-mode SOI pMOSFETs at room temperature and at liquid nitrogen temperature , 1997 .

[25]  M. P. Lepselter,et al.  SB-IGFET: An insulated-gate field-effect transistor using Schottky barrier contacts for source and drain , 1968 .

[26]  B. Parvais,et al.  Physical Model of Low-Temperature to Cryogenic Threshold Voltage in MOSFETs , 2020, IEEE Journal of the Electron Devices Society.

[27]  D. Flandre,et al.  Extended MASTAR Modeling of DIBL in UTB and UTBB SOI MOSFETs , 2012, IEEE Transactions on Electron Devices.

[28]  J. Verduijn.  Silicon Quantum Electronics , 2012 .

[29]  Jean-Pierre Colinge,et al.  Substrate influences on fully depleted enhancement mode SOI MOSFETs at room temperature and at 77 K , 1997 .