New sequence switching and layout technique for high-speed high-accuracy current-steering DACs

In this paper, new sequence switching and layout techniques are presented for the design of high-speed high-accuracy current-steering DACs. Our new sequence switching technique—after-fabrication programmable switching— rearranges the switching sequence of current sources after chip fabrication, which will guarantee to generate an optimal switching sequence to achieve high static accuracy. With this implementation, the area will be reduced dramatically, which will result the reduced parasitic effect and improved dynamic performance. Moreover, the gradient effect will become much less significant. To reduce the gradient errors even more, a new layout technique is introduced.

[1]  Bang-Sup Song,et al.  A self-trimming 14-b 100-MS/s CMOS DAC , 2000, IEEE Journal of Solid-State Circuits.

[2]  Tao Chen,et al.  A 14-bit 200-MHz Current-Steering DAC with Switching Sequence Post-Adjustment Calibration , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[3]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[4]  Randall L. Geiger,et al.  1-D and 2-D switching strategies achieving near optimal INL for thermometer-coded current steering DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[5]  G. Gielen,et al.  A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration , 2007, IEEE Journal of Solid-State Circuits.

[6]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[7]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[8]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[9]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[10]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .