Low latency pipelined CORDIC-like rotator architecture

ABSTRACT This work presents a Field Programmable Gate Array (FPGA) prototyping of a new low latency pipelined COordinate Rotation DIgital Computer (CORDIC)-like rotator. The proposed rotator predicts the directions for all rotations in parallel and determines the final coordinates using the architecture with logarithmic relation between the number stages and precision of the target angle. The functionality of the pipelined CORDIC-like rotator is verified by implementing on the Xilinx Virtex-4 pro device (XC4vlx40, 90 nm technology). Based on detailed comparisons with the available pipelined rotators for the resolution of 8–12 bits, it is observed that the proposed rotator requires less hardware and improves latency by 45–85%.

[1]  Venceslav F. Kroupa.  A Digital Frequency Synthesizer , 1999 .

[2]  Javier D. Bruguera,et al.  High Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm , 1997, IEEE Trans. Computers.

[3]  B. Lakshmi,et al.  Parallel CORDIC-like architecture: For fast rotation implementation , 2011, TENCON 2011 - 2011 IEEE Region 10 Conference.

[4]  Sau-Gee Chen,et al.  Efficient CORDIC Designs for Multi-Mode OFDM FFT , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[5]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[6]  Keshab K. Parhi,et al.  Efficient implementations of pipelined CORDIC-based IIR digital filters using fast orthonormal μ-rotations , 1998, Optics & Photonics.

[7]  Jean-Michel Muller,et al.  The CORDIC Algorithm: New Results for Fast VLSI Implementation , 1993, IEEE Trans. Computers.

[8]  Joseph R. Cavallaro,et al.  Efficient implementation of rotation operations for high performance QRD-RLS filtering , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[9]  K. Sridharan,et al.  50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Dirk Timmermann,et al.  Low Latency Time CORDIC Algorithms , 1992, IEEE Trans. Computers.

[11]  Earl E. Swartzlander,et al.  Digit-pipelined direct digital frequency synthesis based on differential CORDIC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Anindya Sundar Dhar,et al.  CORDIC Architectures: A Survey , 2010, VLSI Design.

[13]  Venceslav F. Kroupa.  The Optimization of Direct Digital Frequency Synthesizer Performance in the Presence of Finite Word Length Effects , 1999 .

[14]  T. Sansaloni,et al.  Efficient Mapping of CORDIC Algorithm for OFDM-Based WLAN , 2008, J. Signal Process. Syst..

[16]  Ed F. Deprettere,et al.  Fast rotations: low-cost arithmetic methods for orthonormal rotation , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[17]  Ayan Banerjee,et al.  FPGA realization of a CORDIC based FFT processor for biomedical signal processing , 2001, Microprocess. Microsystems.

[18]  Simon Y. Foo,et al.  A parallel CORDIC architecture dedicated to compute the Gaussian potential function in neural networks , 2003 .

[19]  Shen-Fu Hsiao,et al.  Para-CORDIC: parallel CORDIC rotation algorithm , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[20]  Anantha Chandrakasan,et al.  Approximate Signal Processing , 1997, J. VLSI Signal Process..

[21]  Keshab K. Parhi,et al.  P-CORDIC: A Precomputation Based Rotation CORDIC Algorithm , 2002, EURASIP J. Adv. Signal Process..

[22]  Thambipillai Srikanthan,et al.  Pipelining flat CORDIC based trigonometric function generators , 2002 .

[23]  Tomás Lang,et al.  High-throughput CORDIC-based geometry operations for 3D computer graphics , 2005, IEEE Transactions on Computers.

[24]  Yu Hen Hu,et al.  The quantization effects of the CORDIC algorithm , 1992, IEEE Trans. Signal Process..

[25]  Heinrich Meyr,et al.  The Differential CORDIC Algorithm: Constant Scale Factor Redundant Implementation without Correcting Iterations , 1996, IEEE Trans. Computers.

[26]  Jürgen Götze,et al.  An algorithm and architecture based on orthonormal μ-rotations for computing the symmetric EVD , 1995, Integr..

[27]  Ed F. Deprettere,et al.  Recursive approximate realization of image transforms with orthonormal rotations , 1996 .

[28]  B. Lakshmi,et al.  FPGA implementation of a high speed VLSI architecture for CORDIC , 2009, TENCON 2009 - 2009 IEEE Region 10 Conference.

[29]  Jürgen Götze,et al.  An Efficient Jacobi-like Algorithm for Parallel Eigenvalue Computation , 1993, IEEE Trans. Computers.

[30]  J. S. Walther,et al.  A unified algorithm for elementary functions , 1899, AFIPS '71 (Spring).

[31]  Shuzo Yajima,et al.  Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation , 1991, IEEE Trans. Computers.

[32]  Keshab K. Parhi.  Low-energy CSMT carry generators and binary adders , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[33]  Nam Ik Cho,et al.  Design of 2K/4K/8K-point FFT processor based on CORDIC algorithm in OFDM receiver , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).

[34]  B. Lakshmi,et al.  Low Latency VLSI Architecture for the Radix-4 CORDIC Algorithm , 2008, 2008 IEEE Region 10 and the Third international Conference on Industrial and Information Systems.

[35]  Jeong-A Lee,et al.  Constant-Factor Redundant CORDIC for Angle Calculation and Rotation , 1992, IEEE Trans. Computers.

[36]  Hongzhi Wang,et al.  Reconfigurable architecture for MIMO systems based on CORDIC operators , 2006 .

[37]  Anindya Sundar Dhar,et al.  VLSI architecture for low latency radix-4 CORDIC , 2011, Comput. Electr. Eng..

[38]  Jack E. Volder.  The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..