Using TMR Architectures for Yield Improvement

With the technology entering the nano dimension, manufacturing processes are less and less reliable, thus drastically impacting the yield. A possible solution to alleviate this problem in the future could consist in using fault tolerant architectures to tolerate manufacturing defects. In this paper, we use the classical triple modular redundancy (TMR) fault tolerant architecture as a case study. Firstly we analyze the conditions that make the use of TMR architectures interesting for yield improvement purpose. In the second part of the paper, we investigate the test requirements for the TMR architecture and we propose a solution for generating test patterns for this type of architecture. Finally, we propose a new manner to implement the TMR architecture that makes it very effective for yield improvement purpose. Experimental results are provided on ISCAS and ITC benchmark circuits to prove the efficiency of the proposed approach in terms of yield improvement with a low area overhead.

[1]  Parag K. Lala,et al.  Fault tolerant and fault testable hardware design , 1985 .

[2]  Charles E. Stroud,et al.  Design for testability and test generation for static redundancy system level fault-tolerant circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  P. K. Lala.  Self-Checking and Fault-Tolerant Digital Design , 1995 .

[4]  Yvon Savaria,et al.  Are defect-tolerant circuits with redundancy really cost-effective? Complete and realistic cost model , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: application in VLSI domain , 1997, DAC.

[6]  Timothy K. Tsai,et al.  Fault tolerance via N-modular software redundancy , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[7]  Ad J. van de Goor,et al.  Semiconductor manufacturing process monitoring using built-in self-test for embedded memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[8]  Dhiraj K. Pradhan,et al.  Integrated Circuit Manufacturability , 1998 .

[9]  Shashi Shekhar,et al.  Multilevel hypergraph partitioning: applications in VLSI domain , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Yervant Zorian,et al.  SoC yield optimization via an embedded-memory test and repair infrastructure , 2004, IEEE Design & Test of Computers.

[11]  Cecilia Metra,et al.  New high speed CMOS self-checking voter , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[12]  Michael S. Hsiao,et al.  Bilateral Testing of Nano-scale Fault-Tolerant Circuits , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[13]  Israel Koren,et al.  Fault-Tolerant Systems , 2007 .

[14]  Arnaud Virazel,et al.  Yield Improvement, Fault-Tolerance to the Rescue? , 2008, 2008 14th IEEE International On-Line Testing Symposium.