Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area

The die size of multistandard wireless transceivers in ultrascaled CMOS is dominated by the baseband low-pass filters (LPFs), which typically count on passive-RC components to define the time constant. To break this area constraint, this paper revisits the active switched-capacitor (SC) LPF for its united benefits of clock-rate-defined bandwidth, accurate cutoff frequency, and small die size due to capacitor-ratio-based sizing and no spare elements. The key challenges of active-SC LPFs are the speed- and linearity-to-power tradeoffs, which are addressed by two circuit techniques: 1) switched-current assisting (SCA) and 2) precharging (PC). The SCA accelerates the charging speed of the integration capacitor, while the PC improves the linearity when charging the load capacitor. Three prototypes (first order, biquad, and fifth-order Butterworth) fabricated in a 65-nm CMOS process validate the feasibility of the proposed SCA and PC techniques.

[1]  Xin Meng,et al.  Charge compensation technique for switched-capacitor circuits , 2012 .

[2]  Timo Rahkonen,et al.  Settling performance enhancement by pre-charging technique in switched-capacitor circuit , 2013, 2013 NORCHIP.

[3]  Pavan Kumar Hanumolu,et al.  A 0.55V 61dB-SNR 67dB-SFDR 7MHz 4th-order Butterworth filter using ring-oscillator-based integrators in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Piet Wambacq,et al.  Distortion analysis of analog integrated circuits , 1998 .

[5]  Kenneth W. Martin,et al.  Effects of the op amp finite gain and bandwidth on the performance of switched-capacitor filters , 1981 .

[6]  Tien-Yu Lo,et al.  1-V 365- $\mu{\rm W}$ 2.5-MHz Channel Selection Filter for 3G Wireless Receiver in 55-nm CMOS , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Andrea Baschirotto,et al.  A 15 MHz 20 mW BiCMOS switched-capacitor biquad operating with 150 Ms/s sampling frequency , 1995 .

[8]  Nasser Masoumi,et al.  A CMOS 4.35-mW +22-dBm IIP3 Continuously Tunable Channel Select Filter for WLAN/WiMAX Receivers , 2011, IEEE Journal of Solid-State Circuits.

[9]  Shanthi Pavan,et al.  Active-RC Filters Using the Gm-Assisted OTA-RC Technique , 2011, IEEE Journal of Solid-State Circuits.

[10]  Man-Kay Law,et al.  A 0.127-mm2, 5.6-mW, 5th-order SC LPF with +23.5-dBm IIP3 and 1.5-to-15-MHz clock-defined bandwidth in 65-nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[11]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.