DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators

As CMOS technology scales, circuit performance becomes more sensitive to manufacturing and environmental variations. Hence, there is a need to measure or monitor circuit performance during manufacturing and at runtime. Since each circuit may have different sensitivities to process variations, previous works have focused on synthesis of circuit performance monitors that are specific to a given design. In this work, we study the potential benefit of having multiple design-dependent monitors. We develop a systematic approach to the synthesis of multiple design-dependent monitors, as well as a corresponding delay estimation method. Our approach synthesizes design-dependent ring oscillators (DDROs) using standard library gates. This has the advantage of quick design turnaround time and reduced schedule impact, because the DDRO implementation can leverage automation in conventional implementation flows. Our delay estimation method seeks to minimize the number of parameters as well as computing resources (i.e., to limit information storage and exchange) used in delay estimation based on monitoring results. Experiments show that our delay estimation method using multiple DDROs reduces overestimation (timing margin) by up to 25% compared to use of a single DDRO.

[1]  A.J. Drake,et al.  Dynamic measurement of critical-path timing , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.

[2]  K. Ravindran,et al.  First-Order Incremental Block-Based Statistical Timing Analysis , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Kaushik Roy,et al.  On-Chip Variability Sensor Using Phase-Locked Loop for Detecting and Correcting Parametric Timing Failures , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Jinjun Xiong,et al.  Criticality computation in parameterized statistical timing , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[5]  Todd A. Black A critical path based parametric ring oscillator , 2000 .

[6]  Sachin S. Sapatnekar,et al.  Capturing Post-Silicon Variations Using a Representative Critical Path , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Sergei Vassilvitskii,et al.  k-means++: the advantages of careful seeding , 2007, SODA '07.

[8]  Bharadwaj S. Amrutur,et al.  Within-die gate delay variability measurement using re-configurable ring oscillator , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[9]  Puneet Gupta,et al.  Electrical Modeling of Lithographic Imperfections , 2010, 2010 23rd International Conference on VLSI Design.

[10]  Costas J. Spanos,et al.  Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[11]  Mark Mohammad Tehranipoor,et al.  Path-RO: A novel on-chip critical path delay measurement under process variations , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[12]  David Blaauw,et al.  In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[13]  Puneet Gupta,et al.  Design dependent process monitoring for back-end manufacturing cost reduction , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[14]  Khaleel Shaik Implementation of a critical path based parametric ring oscillator , 2001 .

[15]  Lin Xie,et al.  Representative path selection for post-silicon timing prediction under variability , 2010, Design Automation Conference.

[16]  M.B. Ketchen,et al.  Ring oscillators for CMOS process tuning and variability control , 2006, IEEE Transactions on Semiconductor Manufacturing.

[17]  H.S. Jamadagni,et al.  Within-Die Gate Delay Variability Measurement Using Reconfigurable Ring Oscillator , 2009, IEEE Transactions on Semiconductor Manufacturing.