A New SRAM Cell Design for Both Power and Performance Efficiency
暂无分享,去创建一个
[1] Lawrence T. Clark,et al. LCSRAM: A Leakage Controlled Six-transistor Static Random Access Memory Cell with Intrinsically High Read Stability , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[2] Yuan Taur,et al. Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.
[3] Farid N. Najm,et al. An asymmetric SRAM cell to lower gate leakage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).
[4] H. Mizuno,et al. A 18 /spl mu/A-standby-current 1.8 V 200 MHz microprocessor with self substrate-biased data-retention mode , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[5] Pankaj Agarwal,et al. A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).
[6] M. Omair Ahmad,et al. An Adaptive Sleep Transistor Biasing Scheme for Low Leakage SRAM , 2007, 2007 IEEE International Symposium on Circuits and Systems.