Analysis and Modeling of On-Chip Charge Pump Designs Basedon Pumping Gain Increase Circuits With a Resistive Load

A complete equivalent model and analysis of high-efficiency charge-pump gain-increase (PGI) circuits with resistive loads are proposed. Based on this simple analytical model, the characteristics of PGI circuits can be approximately predicted and several handy equations, which are useful for pencil-and-paper design, can also be found for planning the desired circuit to achieve good enough performance with an acceptable accuracy tolerance in the steady state. In addition, an optimized design method for PGI circuits with resistive loads is developed in terms of the total number of gain stages in the design and the ratio between pump capacitors. For 1.5 V supply voltage operation, reliability and accuracy are demonstrated by comparisons between SPICE simulations of the PGI circuit and the results from the equivalent model. The model also has been validated by means of measurements taken from a test chip and typically shows relative open-loop output voltage errors lower than 8%. Finally, although the derivation of the model was based on a PGI circuit, it is shown that the design strategy can also be applied to other charge pump designs that have no voltage drop between the inner stages and the output stage.

[1]  W.L. Martino,et al.  An on-chip back-bias generator for MOS dynamic memory , 1980, IEEE Journal of Solid-State Circuits.

[2]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[3]  Y. J. Park,et al.  A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.

[4]  Ming Zhang,et al.  Optimization design of the Dickson charge pump circuit with a resistive load , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  S. Yamada,et al.  A 5-V-only operation 0.6- mu m flash EEPROM with row decoder scheme in triple-well structure , 1992 .

[6]  Lon-Kou Chang,et al.  High efficiency MOS charge pumps based on exponential-gain structure with pumping gain increase circuits , 2006, IEEE Transactions on Power Electronics.

[7]  Hongchin Lin,et al.  Novel high positive and negative pumping circuits for low supply voltage , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  Kihwan Choi,et al.  Floating-well Charge Pump Circuits For Sub-2.0V Single Power Supply Flash Memories , 1997 .

[9]  Rajeevan Amirtharajah,et al.  Self-powered signal processing using vibration-based power generation , 1998, IEEE J. Solid State Circuits.

[10]  Guido Groeseneken,et al.  Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits , 1989 .

[11]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[12]  Chris J. M. Verhoeven,et al.  Charge pump for optimal dynamic range filters , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  Chi-Chang Wang,et al.  Efficiency improvement in charge pump circuits , 1997 .

[14]  B. R. Gregoire,et al.  A Compact Switched-Capacitor Regulated Charge Pump Power Supply , 2006, IEEE Journal of Solid-State Circuits.

[15]  S. Saeki,et al.  Bit-line clamped sensing multiplex and accurate high-voltage generator for 0.25 /spl mu/m flash memories , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[16]  Jinn-Shyan Wang,et al.  A high-efficiency CMOS charge pump circuit , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[17]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.