Synthesis Techniques and Analysis Tools for On-Chip Fault-Tolerance

[1]  Dhiraj K. Pradhan,et al.  Software fault tolerance in parallel computing systems: new roll-forward checkpointing schemes for modular redundant systems , 1992 .

[2]  Nitin Hemant Vaidya,et al.  Low-cost schemes for fault tolerance , 1993 .

[3]  S.K. Gupta,et al.  Can concurrent checkers help BIST? , 1992, Proceedings International Test Conference 1992.

[4]  J. A. Clark,et al.  REACT: a synthesis and evaluation tool for fault-tolerant multiprocessor architectures , 1993, Annual Reliability and Maintainability Symposium 1993 Proceedings.

[5]  Dhiraj K. Pradhan,et al.  The effect of memory-management policies on system reliability , 1993 .

[6]  Dhiraj K. Pradhan,et al.  Program fault tolerance based on memory access behavior , 1991, [1991] Digest of Papers. Fault-Tolerant Computing: The Twenty-First International Symposium.