Multilevel DRAM (MLDRAM) attempts to increase storage density by recording more than one bit per cell. Several different two-bit-per-cell schemes have been described in the literature; however it is difficult to compare them directly because the original papers use different technologies and operating conditions. This paper presents a detailed simulation study that compares three published MLDRAM schemes, along with a new MLDRAM scheme that combines the speed of a MLDRAM proposed by Furuyama et al. (1989) and the noise cancellation techniques of a MLDRAM proposed by Gillingham (1996). Our SPICE simulation models use the same array size and process models for each to allow us to make direct comparisons.
[1]
T. Okuda,et al.
A four-level storage 4-Gb DRAM
,
1997,
IEEE J. Solid State Circuits.
[2]
Y. Nakagome,et al.
A 16-levels/cell dynamic memory
,
1985
.
[3]
T. Ohsawa,et al.
An experimental 2-bit/cell storage DRAM for macrocell or memory-on-logic application
,
1989
.
[4]
Kiyoo Itoh,et al.
A high-speed, small-area, threshold-voltage-mismatch compensation sense amplifier for gigabit-scale DRAM arrays
,
1993
.
[5]
P. Gillingham.
A sense and restore technique for multilevel DRAM
,
1996
.
[6]
S. Okwit,et al.
ON SOLID-STATE CIRCUITS.
,
1963
.