A Low Power Pulse Generator for Test Platform Applications

[1]  Hen-Wai Tsao,et al.  Multiple channel programmable timing generators with single cyclic delay line , 2004, IEEE Transactions on Instrumentation and Measurement.

[2]  Makoto Imamura,et al.  A high linearity compact timing vernier for CMOS timing generator , 2010, 2010 IEEE International Test Conference.

[3]  B. Arkin.  Realizing a production ATE custom processor and timing IC containing 400 independent low-power and high-linearity timing verniers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  Seong-Ook Jung,et al.  All-digital process-variation-calibrated timing generator for ATE with 1.95-ps resolution and a maximum 1.2-GHz test rate , 2013, 2013 Proceedings of the ESSCIRC (ESSCIRC).