A Current-Mode Capacitively-Coupled Chopper Instrumentation Amplifier for Biopotential Recording With Resistive or Capacitive Electrodes

This brief presents a high-density, low-noise analog front-end (AFE) for capacitively coupled neural recording applications. Conventional capacitively coupled AFEs, when chopper-stabilized, require large coupling capacitors or servo loops to minimize <inline-formula> <tex-math notation="LaTeX">$ {1/f^{2}}$ </tex-math></inline-formula> input-referred noise and chopper-induced offsets, limiting channel density. In this brief, a current-mode capacitively coupled chopper instrumentation amplifier with embedded delta-sigma analog-to-digital converter (ADC) is presented that enables an area-efficient low-noise design via chopper-stabilized current-mode amplification. In this design, 60 channels are implemented in a <inline-formula> <tex-math notation="LaTeX">$ {2 \times 2}$ </tex-math></inline-formula> mm<sup>2</sup> 180-nm CMOS chip, and each channel consumes <inline-formula> <tex-math notation="LaTeX">$4~ {\mu }\text{W}$ </tex-math></inline-formula>, achieves an input referred noise of 160 nV/<inline-formula> <tex-math notation="LaTeX">$\sqrt {\text{Hz}}$ </tex-math></inline-formula>, and an ADC effective number of bits of 8.5 bits.

[1]  A.-T. Avestruz,et al.  A 2 $\mu\hbox{W}$ 100 nV/rtHz Chopper-Stabilized Instrumentation Amplifier for Chronic Measurement of Neural Field Potentials , 2007, IEEE Journal of Solid-State Circuits.

[2]  Naveen Verma,et al.  A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System , 2010, IEEE Journal of Solid-State Circuits.

[3]  Jan M. Rabaey,et al.  A Minimally Invasive 64-Channel Wireless μECoG Implant , 2015, IEEE Journal of Solid-State Circuits.

[4]  M. Sampietro,et al.  Transimpedance Amplifier for High Sensitivity Current Measurements on Nanodevices , 2009, IEEE Journal of Solid-State Circuits.

[5]  Kofi A. A. Makinwa,et al.  A 1.8 $\mu$ W 60 nV$/\surd$ Hz Capacitively-Coupled Chopper Instrumentation Amplifier in 65 nm CMOS for Wireless Sensor Nodes , 2011, IEEE Journal of Solid-State Circuits.

[6]  Jongkil Park,et al.  A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[7]  A. Iwata,et al.  A 1V supply 50nV//spl radic/Hz noise PSD CMOS amplifier using noise reduction technique of autozeroing and chopper stabilization , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[8]  Roland Thewes,et al.  Electrical stimulation of retinal neurons in epiretinal and subretinal configuration using a multicapacitor array. , 2012, Journal of neurophysiology.

[9]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.