论文信息 - High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications

High-performance three-dimensional on-chip inductors in SOI CMOS technology for monolithic RF circuit applications

This paper presents high-Q and high-inductance-density on-chip inductors fabricated on high-resistivity substrate (HRS) using a 0.12 /spl mu/m SOI CMOS technology with 8 copper metal layers. A peak Q of 52 is obtained at 5 GHz for a 0.6 nH STP (Single-Turn, multiple metal levels in Parallel) inductor. An inductance density of 5302 fH//spl mu/m/sup 2/ is obtained for a 42 nH MTS (Multi-Turn, multiple metal layers in Series) inductor.

[1] Daniel C. Edelstein,et al. Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates , 1997 .