Very Low Power Gigabit Logic Circuits with Enhancement-Mode GaAs MESFETS

Ultra high-speed enhemcement-mode GaAs MESFET integrated circuits, 0.6 mu m in gate length, were fabricated using electron beam direct writing and employing recessed gate structure. The minimum delay time was 28.7 ps per gate with 2.3 mW power dissipation. At liquid nitrogen temperature, 77 K, the delay time was reduced to 17.5 ps with 9.2 mW power dissipation. A divide-by-eight counter was successfully demonstrated at 3.8 GHz with a power consumption of 23.6 mW per chip or 1.2 mW per gate.

[1]  E. Gowen,et al.  GaAs MESFET logic with 4-GHz clock rate , 1977 .

[2]  C.F. Krumm,et al.  MP-A1 Electron-beam fabricated GaAs FET inverter , 1978, IEEE Transactions on Electron Devices.

[3]  H. Ishikawa,et al.  Normally-off type GaAs MESFET for low power, high speed logic circuits , 1977, 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  R. Zuleeg,et al.  Voltage-current characteristics of GaAs J-FET's in the hot electron range☆ , 1970 .

[5]  R. Zucca,et al.  Planar GaAs IC technology: Applications for digital LSI , 1978 .

[6]  M. Gavant,et al.  5 GHz binary frequency division on GaAs , 1980 .

[7]  M. Ohmori,et al.  Electron-beam fabrication of submicrometer gates for a GaAs MESFET logic , 1980, IEEE Transactions on Electron Devices.