A 24 mW, 80 dB SNR, 50 MHz multi-bit continuous time ΣΔ ADC in 28 nm FD-SOI

This paper presents a continuous time sigma delta ADC for 50 MHz bandwidth with 80 dB resolution, which overcomes the shortcomings of known architectures. It incorporates a 5 bit flash ADC as a quantizer with a current steering feedback DAC employing dynamic element matching. The main feedback path and the fast feedback path around the quantizer have shifted delays to compensate for the excess loop delay. The architecture uses 28 nm FD-SOI technology with flipped well transistors having forward body bias. Circuit simulations predict a power consumption of 24 mW at a 1.0 V supply voltage, and state-of-the-art Schreier FOM of 173 dB.

[1]  Patrick Satarzadeh,et al.  A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Debasish Behera,et al.  A 16 MHz BW 75 dB DR CT $\Delta\Sigma$ ADC Compensated for More Than One Cycle Excess Loop Delay , 2012, IEEE Journal of Solid-State Circuits.

[3]  Stéphane Le Tual,et al.  22.3 A 20GHz-BW 6b 10GS/s 32mW time-interleaved SAR ADC with Master T&H in 28nm UTBB FDSOI technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[4]  Hae-Seung Lee,et al.  15.1 An 85dB-DR 74.6dB-SNDR 50MHZ-BW CT MASH ΔΣ modulator in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5]  Sungkyung Park,et al.  A digital-to-analog converter based on differential-quad switching , 2002, IEEE J. Solid State Circuits.

[6]  M. Bolatkale,et al.  A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BW , 2011, IEEE Journal of Solid-State Circuits.

[7]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[8]  Richard Schreier,et al.  29.2 A 235mW CT 0-3 MASH ADC achieving −167dBFS/Hz NSD with 53MHz BW , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Ian Galton,et al.  Why Dynamic-Element-Matching DACs Work , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Shanthi Pavan,et al.  A 15mW 3.6GS/s CT-ΔΣ ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.