Impact of lateral engineering on the logic performance of sub-50 nm InGaAs HEMTs