Embedding Digital Signature Using Encrypted-Hashing for Protection of DSP Cores in CE

Reusable intellectual property (IP) cores from signal processing and multimedia form an integral part of consumer electronics (CE) systems. However, owing to the value it represents, it needs protection against important threats, such as piracy and illegal claim of ownership. This paper presents a novel multi-level encoding and encrypted-hash-based digital signature for protection of complex reusable IP core used in CE systems. For the first time in the literature, a digital signature-based IP core protection is proposed for digital signal processing (DSP) kernels. The proposed methodology is capable of encoding a DSP kernel application, followed by creating a digest of the encoded application to finally form a digital signature using RSA, which is subsequently implanted into the same design during architectural synthesis. The proposed approach on DSP benchmarks is capable of achieving higher robustness in terms of lower probability of coincidence - indicating stronger proof of authorship. The proposed approach achieves stronger robustness (on average by ~24.8%) as well as requires lesser storage hardware (on average reduction of ~14%) compared to similar prior work.

[1]  Anirban Sengupta,et al.  Multi-Phase Obfuscation of Fault Secured DSP Designs With Enhanced Security Feature , 2018, IEEE Transactions on Consumer Electronics.

[2]  Miodrag Potkonjak,et al.  Remote activation of ICs for piracy prevention and digital right management , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Christof Paar,et al.  Physical Design Obfuscation of Hardware: A Comprehensive Investigation of Device and Logic-Level Techniques , 2019, IEEE Transactions on Information Forensics and Security.

[4]  Dick James,et al.  The State-of-the-Art in IC Reverse Engineering , 2009, CHES.

[5]  Anirban Sengupta,et al.  Exploring Low Cost Optimal Watermark for Reusable IP Cores During High Level Synthesis , 2016, IEEE Access.

[6]  Keshab K. Parhi,et al.  Obfuscating DSP Circuits via High-Level Transformations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Yongqiang Lyu,et al.  FPGA IP protection by binding Finite State Machine to Physical Unclonable Function , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[8]  Eduardo Juárez Martínez,et al.  A DVB-H receiver and gateway implementation on a FPGA- and DSP-based platform , 2011, IEEE Transactions on Consumer Electronics.

[9]  Yansheng Li,et al.  Hierarchical Watermarking Method for FPGA IP Protection , 2013 .

[10]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[11]  Miodrag Potkonjak,et al.  Behavioral synthesis techniques for intellectual property protection , 2005, TODE.

[12]  Anirban Sengupta,et al.  Low overhead symmetrical protection of reusable IP core using robust fingerprinting and watermarking during high level synthesis , 2017, Future Gener. Comput. Syst..

[13]  Jian Wang,et al.  Security Against Hardware Trojan Attacks Through a Novel Chaos FSM and Delay Chains Array PUF Based Design Obfuscation Scheme , 2015, ICCCS.

[14]  Jiliang Zhang,et al.  A Practical Logic Obfuscation Technique for Hardware Security , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Farinaz Koushanfar,et al.  Active control and digital rights management of integrated circuit IP cores , 2008, CASES '08.

[16]  Ron Schneiderman.  DSPs Evolving in Consumer Electronics Applications [Special Reports] , 2010, IEEE Signal Processing Magazine.

[17]  L. Marvel.  Information Hiding: Steganography and Watermarking , 2005 .

[18]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[19]  Anirban Sengupta,et al.  Low-Cost Obfuscated JPEG CODEC IP Core for Secure CE Hardware , 2018, IEEE Transactions on Consumer Electronics.

[20]  Anirban Sengupta,et al.  DSP design protection in CE through algorithmic transformation based structural obfuscation , 2017, IEEE Transactions on Consumer Electronics.