A novel IP-core mapping algorithm in reliable 3D optical network-on-chips

Abstract The Optical Network-on-Chip (ONoC) is considered as a promising way to achieve high performance of multiprocessor systems, and it will be a 3-Dimensional (3D) architecture organized by a certain topology where optical routers are optically interconnected with each other. For the design of 3D ONoCs, the highly reliable IP-core mapping is a key problem of properly assigning IP cores onto optical routers for a given communication task, and it has two main challenges: reliability estimation and mapping scheme. As for reliability estimation, crosstalk noise and thermal sensitivity which severely influence Signal-Noise-Ratio (SNR) should be measured. In addition, although standard genetic algorithms have been widely utilized to solve the optimal mapping solution due to the superiority of simple process, there are some deficiencies such as premature convergence and inferior local searching. In this paper, the impact factors of ONoC reliability are measured by SNR and thermal models, and we also design a novel IP-core mapping algorithm called as CGSA (Cataclysm Genetic-based Simulated Annealing) based on proposed models. In CGSA, we integrate genetic with an improved simulated annealing algorithm assorted with cataclysm strategies, in order to speed up the searching process. Furthermore, to enhance the network reliability, CGSA is bound with the topology selection, i.e., CGSA generates the optimal mapping solution with the best matched 3D ONoC topology. Simulation results show that CGSA is effective on achieving the higher reliability than benchmarks.

[1]  Salvatore Monteleone,et al.  Noxim: An open, extensible and cycle-accurate network on chip simulator , 2015, 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP).

[2]  Arcot Sowmya,et al.  Improving GA-Based NoC Mapping Algorithms Using a Formal Model , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[3]  Ling Xiang,et al.  NoC mapping based on chaos artificial bee colony optimization , 2011, 2011 International Conference on Computational Problem-Solving (ICCP).

[4]  Lei Guo,et al.  Reliable routing in 3D optical Network-on-Chip based on fault node reuse , 2015, 2015 7th International Workshop on Reliable Networks Design and Modeling (RNDM).

[5]  Leandro Soares Indrusiak,et al.  Comparative analysis of dynamic task mapping heuristics in heterogeneous NoC-based MPSoCs , 2012, 2012 International Symposium on System on Chip (SoC).

[6]  Haytham Elmiligi,et al.  Unified multi-objective mapping and architecture customisation of networks-on-chip , 2013, IET Comput. Digit. Tech..

[7]  Wei Zhang,et al.  Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Lei Guo,et al.  Design and OPNET implementation of routing algorithm in 3D optical network on chip , 2014, 2014 IEEE/CIC International Conference on Communications in China (ICCC).

[9]  Guy Gogniat,et al.  A multi-objective approach for multi-application NoC mapping , 2011, 2011 IEEE Second Latin American Symposium on Circuits and Systems (LASCAS).

[10]  Wang Yi,et al.  Memory Access Aware Mapping for Networks-on-Chip , 2011, 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications.

[11]  Klaus Hofmann,et al.  Fast and optimized task allocation method for low vertical link density 3-Dimensional Networks-on-Chip based many core systems , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Wei Zhang,et al.  3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Massoud Pedram,et al.  TAPP: Temperature-aware application mapping for NoC-based many-core processors , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Hamid R. Zarandi,et al.  A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors , 2012, 2012 IEEE 15th International Conference on Computational Science and Engineering.

[15]  Jiawen Wang,et al.  Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm , 2011, 2011 9th IEEE International Conference on ASIC.

[16]  Shashi Kumar,et al.  A two-step genetic algorithm for mapping task graphs to a network on chip architecture , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[17]  Fernando Gehm Moraes,et al.  Trading-off system load and communication in mapping heuristics for improving NoC-based MPSoCs reliability , 2015, Sixteenth International Symposium on Quality Electronic Design.

[18]  Takahiro Watanabe,et al.  An efficient 3D NoC synthesis by using genetic algorithms , 2010, TENCON 2010 - 2010 IEEE Region 10 Conference.