On MultiModuli residue number systems with moduli of forms r/sup a/, r/sup b/-1, r/sup c/+1

The residue number system (RNS) is an integer system appropriate for implementing fast digital signal processors since it can support parallel, carry-free, high-speed arithmetic. One of the most important considerations when designing RNS systems is the choice of the moduli set. This is due to the fact that the system's speed, its dynamic range, as well as its hardware complexity depend on both the forms and the number of the chosen moduli. When performing high radix-r(r>2) arithmetic, moduli of forms r/sup a/, r/sup b/-1 and r/sup c/+1 imply simple RNS arithmetic and efficient weighted (radix-r)-to-RNS and RNS-to-weighted (radix-r) conversions. In this paper, new multimoduli high radix-r RNS systems based on moduli of forms r/sup a/, r/sup b/-1 and r/sup c/+1 are presented. These systems will be derived from some recently developed theory. Such systems including moduli of forms r/sup a/, r/sup b/-1 and r/sup c/+1 are appropriate for multiple-valued logic implementations or high radix (r>2) arithmetic using binary logic. The new RNS systems are balanced, achieve fast and simple RNS computations and conversions and implement large dynamic ranges. The specific case of the binary (radix r=2) domain is also presented.

[1]  W. A. Chren.  RNS-based enhancements for direct digital frequency synthesis , 1995 .

[2]  W. Kenneth Jenkins,et al.  The use of residue number systems in the design of finite impulse response digital filters , 1977 .

[3]  M. Soderstrand.  A high-speed low-cost recursive digital filter using residue number arithmetic , 1977, Proceedings of the IEEE.

[4]  Michael A. Soderstrand,et al.  The concept of a Quadratic-Like " Complex Residue , 2002 .

[5]  Fred J. Taylor,et al.  A Radix-4 FFT Using Complex RNS Arithmetic , 1985, IEEE Transactions on Computers.

[6]  Fred J. Taylor,et al.  On the polynomial residue number system [digital signal processing] , 1991, IEEE Trans. Signal Process..

[7]  Alexander Skavantzos,et al.  Implementation issues of the two-level residue number system with pairs of conjugate moduli , 1999, IEEE Trans. Signal Process..

[8]  Graham A. Jullien,et al.  Processor Architectures for Two-Dimensional Convolvers Using a Single Multiplexed Computational Element with Finite Field Arithmetic , 1983, IEEE Transactions on Computers.

[9]  A. Skavantzos,et al.  The Multipolynomial Channel , 1999 .

[10]  Stanislaw J. Piestrak.  Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders , 1994, IEEE Trans. Computers.

[11]  H. G. Rotithor,et al.  A framework for design of multivalued logic functions and its application using CMOS ternary switches , 1996 .

[12]  M. A. Soderstrand,et al.  Comparison of RNS and optimized FIR digital filters in Xilinx FPGA's , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[13]  A. Jain,et al.  CMOS multiple-valued logic design. I. Circuit implementation , 1993 .

[14]  Alexander Skavantzos,et al.  On the binary quadratic residue system with noncoprime moduli , 1997, IEEE Trans. Signal Process..

[15]  G. Jullien,et al.  The modified quadratic residue number system (MQRNS) for complex high-speed signal processing , 1986 .

[16]  Olivier Sentieys,et al.  MVL circuit design and characterization at the transistor level using SUS-LOC , 2003, 33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings..

[17]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[18]  Siegbert Hentschke,et al.  Ternary multiplication circuits using 4-input adder cells and carry look-ahead , 1999, Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329).

[19]  M. Soderstrand,et al.  VLSI implementation in multiple-valued logic of an FIR digital filter using residue number system arithmetic , 1986 .

[20]  Bhabani P. Sinha,et al.  Fast Parallel Algorithm for Ternary Multiplication Using Multivalued I²L Technology , 1994, IEEE Trans. Computers.

[21]  F. Taylor,et al.  On the Polynomial Residue Number System , 1991 .