Average 7T1R Nonvolatile SRAM With R/W Margin Enhanced for Low-Power Application

A new average 7T1R nonvolatile SRAM for low-power application is presented in this brief, which improves the read and write margin (RM/WM), as well as the restore energy, simply by using the source switch transistor. Simulation results demonstrate that the RM and WM will be improved by ~23% and ~73%, respectively, and the energy consumption will be decreased by ~63% for low-resistance state restoration, compared with the prior art initialization-and-overwrite-7T1R at nMOS typical corner and pMOS typical corner in Taiwan Semiconductor Manufacturing Company’s 65-nm technology. In addition, with the column-shared structure, the area penalty is cheerfully acceptable.

[1]  Jiajing Wang,et al.  Analyzing static and dynamic write margin for nanometer SRAMs , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[2]  Wei Dong,et al.  SRAM dynamic stability: Theory, variability and analysis , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Pinaki Mazumder,et al.  A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS , 2017, Integr..

[4]  Yang Song,et al.  Reachability-Based Robustness Verification and Optimization of SRAM Dynamic Stability Under Process Variations , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Kartik Mohanram,et al.  Reliable Nonvolatile Memories: Techniques and Measures , 2017, IEEE Design & Test.

[6]  Meng-Fan Chang,et al.  Endurance-aware circuit designs of nonvolatile logic and nonvolatile sram using resistive memory (memristor) device , 2012, 17th Asia and South Pacific Design Automation Conference.

[7]  T. Sakurai,et al.  90% write power-saving SRAM using sense-amplifying memory cell , 2004, IEEE Journal of Solid-State Circuits.

[8]  Mohab Anis,et al.  8T1R: A novel low-power high-speed RRAM-based non-volatile SRAM design , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[9]  A. Vladimirescu,et al.  Design challenges and solutions for Non-Volatile SRAMs , 2014, 2014 IEEE Faible Tension Faible Consommation.

[10]  Atila Alvandpour,et al.  High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[11]  Lirida A. B. Naviner,et al.  Robust Ultra-Low Power Non-Volatile Logic-in-Memory Circuits in FD-SOI Technology , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Meng-Fan Chang,et al.  A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[13]  Anh-Tuan Do,et al.  Sensing Margin Enhancement Techniques for Ultra-Low-Voltage SRAMs Utilizing a Bitline-Boosting Current and Equalized Bitline Leakage , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Lijun Guan,et al.  A Pipeline Replica Bitline Technique for Suppressing Timing Variation of SRAM Sense Amplifiers in a 28-nm CMOS Process , 2017, IEEE Journal of Solid-State Circuits.

[15]  Shimeng Yu,et al.  Verilog-A compact model for oxide-based resistive random access memory (RRAM) , 2014, 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[16]  Meng-Fan Chang,et al.  RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[17]  Bing Chen,et al.  A SPICE Model of Resistive Random Access Memory for Large-Scale Memory Array Simulation , 2014, IEEE Electron Device Letters.

[18]  Fabrizio Lombardi,et al.  Design of a Nonvolatile 7T1R SRAM Cell for Instant-on Operation , 2014, IEEE Transactions on Nanotechnology.

[19]  Meng-Fan Chang,et al.  Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.