Impact of copper dummies on interconnect propagation performance in advanced integrated circuits

Based on electromagnetic approach and experimental characterization, electrical models of isolated or coupled lines surrounded by dummies are extracted, and a simulation procedure in time domain is performed to obtain signal propagation along interconnects representative of the 90 nm CMOS node. This technique is used to quantify effects of size, shape and placement of dummies on parasitic effects such as delay and crosstalk.

[1]  C. Bermond,et al.  Performance Characterization of Advanced Interconnects on High Speed VLSI Circuits , 2000, 30th European Solid-State Device Research Conference.