论文信息 - Nonvolatile Configuration Memory Cell for Low Power Field Programmable Gate Array - 字舞流文

Nonvolatile Configuration Memory Cell for Low Power Field Programmable Gate Array

NA

Shinobu Fujita | Keiko Abe | Tetsufumi Tanamoto | Shinichi Yasuda | Kazutaka Ikegami | Atsuhiro Kinoshita

[1] Steven J. E. Wilton,et al. Architectures and algorithms for field-programmable gate arrays with embedded memory , 1997 .

[2] K. Terabe,et al. A Ta2O5 solid-electrolyte switch with improved reliability , 2007, 2007 IEEE Symposium on VLSI Technology.

[3] T. Sakamoto,et al. A nonvolatile programmable solid-electrolyte nanometer switch , 2004, IEEE Journal of Solid-State Circuits.

[4] Zheng Wang,et al. Nonvolatile SRAM Cell , 2006, 2006 International Electron Devices Meeting.

[5] Zheng Wang,et al. Resistive Switching Mechanism in Zn x Cd 1−x S Nonvolatile Memory Devices , 2007 .

[7] Kenneth B. Kent,et al. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[8] Kaustav Banerjee,et al. CMOS vs Nano: comrades or rivals? , 2009, FPGA '09.

[9] J. Rose,et al. The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.