论文信息 - A 0.8-V, 8-/spl mu/W, CMOS OTA with 50-dB gain and 1.2-MHz GBW in 18-pF load

A 0.8-V, 8-/spl mu/W, CMOS OTA with 50-dB gain and 1.2-MHz GBW in 18-pF load

A low-power low-voltage OTA with rail-to-rail output is introduced. The proposed topology is based on the common current mirror OTA topology and provide gain enhancement without extra power consumption. Implemented in a standard 0.25/spl mu/m CMOS technology, the proposed OTA achieves 50 dB DC gain in 0.8 V supply voltage. The GBW is 1.2MHz and the static power consumption is 8/spl mu/W while driving 18pF load. The class AB operation increases the slew rate and still maintains low static biasing current. This topology is suitable for low-power low-voltage switched-capacitor application.

M. Steyaert | W. Sansen | Libin Yao

[1] E. Seevinck,et al. Active-bootstrapped gain-enhancement technique for low-voltage circuits , 1998 .

[2] Jaime Ramirez-Angulo,et al. Low-voltage circuits building blocks using multiple-input floating-gate transistors , 1995 .

[3] Hae-Seung Lee,et al. A high-swing 2-V CMOS operational amplifier with replica-amp gain enhancement , 1993 .

[4] B. Blalock,et al. A one-volt, 120-/spl mu/W, 1-MHz OTA for standard CMOS technology , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[5] Jan Sevenhans,et al. ECL-CMOS and CMOS-ECL interface in 1.2- mu m CMOS for 150-MHz digital ECL data transmission systems , 1991 .

[6] Feng Wang,et al. Power Analysis and Optimal Design of Opamps for Oversampled Converters , 1996 .

[7] Kenneth R. Laker,et al. Design of analog integrated circuits and systems , 1994 .

[8] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.