Design and optimization of 22nm NMOS transistor
暂无分享，去创建一个
Sahbudin Shaari | Fauziyah Salehuddin | Burhanuddin Yeop Majlis | Ibrahim Ahmad | H. A. Elgomati | P. Susthitha Menon N V Visvanathan | A. H. Afifah Maheran | B. Majlis | I. Ahmad | A. Maheran | F. Salehuddin | P. Visvanathan | S. Shaari
[1] A. Z. Khan,et al. Optimizing Flexible Behaviour of Bow Prototype Using Taguchi Approach , 2006 .
[2] Chumin Wang,et al. Light transmission in quasiperiodic multilayers of porous silicon , 2003 .
[3] Kyeongjae Cho. First-principles modeling of high-k gate dielectric materials , 2002 .
[4] Pedro Barquinha,et al. Low temperature high k dielectric on poly-Si TFTs , 2008 .
[5] G. P. Syrcos,et al. Die casting process optimization using Taguchi methods , 2003 .
[6] Madhan Shridhar Phadke,et al. Quality Engineering Using Robust Design , 1989 .
[7] Electrical properties of SiO2/TiO2 high-k gate dielectric stack , 2006 .
[8] V. Roshan Joseph,et al. Taguchi's approach to robust parameter design: A new perspective , 2007 .
[9] P. Oldiges,et al. Challenges and Opportunities for High Performance 32 nm CMOS Technology , 2006, 2006 International Electron Devices Meeting.
[10] Uda Hashim,et al. Statistical design of ultra-thin SiO2 for nanodevices , 2009 .
[11] Azami Zaharim,et al. Application of Taguchi Method in the Optimization of Process Variation for 32nm CMOS Technology. , 2011 .