An exact method for estimating maximum errors of multi-mode floating-point iterative booth multiplier

With the rapid growth of floating-point FP arithmetic, FP multipliers have become the main energy consumers in embedded systems. Many FP applications allow a slight output distortion, thereby we can trade output quality with energy consumption via reducing the precision of FP multiplication operations to be less accurate than IEEE single-precision FP multiplication. In this paper, we propose a sort of multi-mode FP iterative booth multiplier which can provide multiple precision modes PMs. However, the maximum error of each PM with respect to IEEE single-precision FP multiplication is very difficult to compute by using exhaustive simulation. To efficiently assign each multiplication operation in an application to a proper PM for satisfying output error constraint and achieving more energy saving, an exact analysis method is proposed to estimate the maximum error of each PM. Experimental results show that the proposed method can get 46% to 63% reduction in the estimated value of the maximum error, leading to up to 24% more energy saving than previous work.

[1]  Rob A. Rutenbar,et al.  Floating-point bit-width optimization for low-power signal processing applications , 2002, 2002 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Michael J. Schulte,et al.  Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support , 2009, IEEE Transactions on Computers.

[3]  Dayong Zhou,et al.  Iterative Radix-8 Multiplier Structure Based on a Novel Real-time CSD Recoding , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.

[4]  M. Valero,et al.  Fuzzy memoization for floating-point multimedia applications , 2005, IEEE Transactions on Computers.

[5]  Wayne Luk,et al.  Unifying bit-width optimisation for fixed-point and floating-point designs , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[6]  Rob A. Rutenbar,et al.  Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Hoi-Jun Yoo,et al.  An Embedded Stream Processor Core Based on Logarithmic Arithmetic for a Low-Power 3-D Graphics SoC , 2009, IEEE Journal of Solid-State Circuits.

[8]  Shyh-Jye Jou,et al.  Low-error reduced-width Booth multipliers for DSP applications , 2003 .

[9]  F. Pappalardo,et al.  Low-power floating-point encoding for signal processing applications , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).

[10]  Wei Liu,et al.  Power dissipation challenges in multicore floating-point units , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[11]  José Ignacio Hidalgo,et al.  Reducing power of functional units in high-performance processors by checking instruction codes and resizing adders , 2007, IET Comput. Digit. Tech..

[12]  Chih-Wei Liu,et al.  A Compact DSP Core with Static Floating-Point Arithmetic , 2006, J. VLSI Signal Process..