Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit

As the minimum fabrication technology of CMOS transistor shrink down to 90nm or below, the high standby power has become one of the major critical issues for the SRAM-based FPGA circuit due to the increasing leakage currents in the configuration memory. The integration of MRAM in FPGA instead of SRAM is one of the most promising solutions to overcome this issue, because its nonvolatility and high write/read speed allow to power down completely the logic blocks in “idle” states in the FPGA circuit. MRAM-based FPGA promises as well as some advanced reconfiguration methods such as runtime reconfiguration and multicontext configuration. However, the conventional MRAM technology based on field-induced magnetic switching (FIMS) writing approach consumes very high power, large circuit surface and produces high disturbance between memory cells. These drawbacks prevent FIMS-MRAM's further development in memory and logic circuit. Spin transfer torque (STT)-based MRAM is then evaluated to address these issues, some design techniques and novel computing architecture for FPGA logic circuits based on STT-MRAM technology are presented in this article. By using STMicroelectronics CMOS 90nm technology and a STT-MTJ spice model, some chip characteristic results as the programming latency and power have been calculated and simulated to demonstrate the expected performance of STT-MRAM based FPGA logic circuits.

[1]  Stuart A. Wolf,et al.  Spintronics : A Spin-Based Electronics Vision for the Future , 2009 .

[2]  S. Yuasa,et al.  Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions , 2004, Nature materials.

[3]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[4]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[5]  William J. Gallagher,et al.  Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip , 2006, IBM J. Res. Dev..

[6]  Shoji Ikeda,et al.  2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  S. Ikeda,et al.  Effect of electrode composition on the tunnel magnetoresistance of pseudo-spin-valve magnetic tunnel junction with a MgO tunnel barrier , 2007 .

[8]  Eric Belhaire,et al.  TAS-MRAM based Non-volatile FPGA logic circuit , 2007, 2007 International Conference on Field-Programmable Technology.

[9]  E. Belhaire,et al.  Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design , 2006, 2006 IEEE International Behavioral Modeling and Simulation Workshop.

[10]  Eric Belhaire,et al.  TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA , 2009, TRETS.

[11]  J. Slaughter,et al.  A low power 1 Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[12]  W. Brinkman,et al.  Tunneling Conductance of Asymmetrical Barriers , 1970 .

[13]  Eric Belhaire,et al.  New non‐volatile logic based on spin‐MTJ , 2008 .

[14]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[15]  A. Tulapurkar,et al.  Ultra-fast magnetization reversal in magnetic nano-pillars by spin-polarized current , 2005 .

[16]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.

[17]  J. C. Slonczewski Letter to the Editor Current-driven excitation of magnetic multilayers , 1996 .

[18]  Zvonko G. Vranesic,et al.  Field-Programmable Gate Arrays , 1992 .

[19]  E. Belhaire,et al.  Power and Area Optimization for Run-Time Reconfiguration System On Programmable Chip Based on Magnetic Random Access Memory , 2009, IEEE Transactions on Magnetics.

[20]  W. Black,et al.  Programmable logic using giant-magnetoresistance and spin-dependent tunneling devices (invited) , 2000 .

[21]  H. Ohno,et al.  Current-Driven Magnetization Switching in CoFeB/MgO/CoFeB Magnetic Tunnel Junctions , 2005, INTERMAG 2006 - IEEE International Magnetics Conference.

[22]  B. Diény,et al.  Spin-torque oscillator using a perpendicular polarizer and a planar free layer. , 2007, Nature materials.

[23]  B. Dieny,et al.  Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions , 2004, IEEE Transactions on Magnetics.

[24]  Kinam Kim,et al.  Highly scalable MRAM using field assisted current induced switching , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[25]  P. Chow,et al.  The design of an SRAM-based field-programmable gate array. I. Architecture , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[26]  E. Belhaire,et al.  Evaluation ofaNon-Volatile FPGAbased on MRAM technology , 2006 .

[27]  Jonathan Z. Sun,et al.  Spin angular momentum transfer in current-perpendicular nanomagnetic junctions , 2006, IBM J. Res. Dev..