Design of low area-overhead ring oscillator PUF with large challenge space

Exorbitantly high resource-overhead is an important limiting factor for designing a Ring Oscillator Physically Unclonable Function (ROPUF) with large challenge-space. This work presents a design approach for large ROPUF with much lesser resource than that required for classical ROPUF design. It exploits small ROPUFs as design building blocks. Quality of the proposed scheme has been validated by the design of 60-bit ROPUF on Altera FPGA (Field Programmable Gate Array) that is physically infeasible according to previously proposed direct design principles. The hardware resource required for the 60-bit proposed ROPUF design is lesser than that for 10-bit classic ROPUF. In addition, implementation of 60-bit proposed ROPUF shows 47% uniqueness and 91 % reliability on average.

[1]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[2]  Patrick Schaumont,et al.  A Robust Physical Unclonable Function With Enhanced Challenge-Response Set , 2012, IEEE Transactions on Information Forensics and Security.

[3]  Chi-En Daniel Yin,et al.  Design and implementation of a group-based RO PUF , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Chi-En Daniel Yin,et al.  LISA: Maximizing RO PUF's secret extraction , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[5]  Paul S. Zuchowski,et al.  Process and environmental variation impacts on ASIC timing , 2004, ICCAD 2004.

[6]  Qiang Xu,et al.  An FPGA Chip Identification Generator Using Configurable Ring Oscillators , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Patrick Schaumont,et al.  From Statistics to Circuits: Foundations for Future Physical Unclonable Functions , 2010, Towards Hardware-Intrinsic Security.

[8]  Srinivas Devadas,et al.  Identification and authentication of integrated circuits , 2004, Concurr. Pract. Exp..

[9]  Iluminada Baturone,et al.  An analysis of ring oscillator PUF behavior on FPGAs , 2011, 2011 International Conference on Field-Programmable Technology.

[10]  Srinivas Devadas,et al.  Identification and authentication of integrated circuits: Research Articles , 2004 .

[11]  Stephen A. Benton,et al.  Physical one-way functions , 2001 .

[12]  Long-Ching Yeh,et al.  An Exploratory Study on Statistical Timing Analysis and Parametric Yield Optimization , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[13]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[14]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[15]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[16]  Kris Gaj,et al.  A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs , 2011, 2011 14th Euromicro Conference on Digital System Design.

[17]  Srinivas Devadas,et al.  Secure and robust error correction for physical unclonable functions , 2010, IEEE Design & Test of Computers.

[18]  Jinjun Xiong,et al.  FPGA Performance Optimization Via Chipwise Placement Considering Process Variations , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[19]  Ingrid Verbauwhede,et al.  Physically Unclonable Functions: A Study on the State of the Art and Future Research Directions , 2010, Towards Hardware-Intrinsic Security.