The Effects of Substrate Doping Density on The Electrical Performance of Through-Silicon-Via ( TSV )
暂无分享,去创建一个
[1] Taigon Song,et al. Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer , 2009, 2009 11th Electronics Packaging Technology Conference.
[2] Joungho Kim,et al. Slow wave and dielectric quasi-TEM modes of Metal-Insulator-Semiconductor (MIS) structure Through Silicon Via (TSV) in signal propagation and power delivery in 3D chip package , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[3] Joungho Kim,et al. Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[4] Katsuyuki Sakuma,et al. Three-dimensional silicon integration , 2008, IBM J. Res. Dev..