Formal Verification of Signalling Programs with SafeCap

SafeCap is a modern toolkit for modelling, simulation and formal verification of railway networks. This paper discusses the use of SafeCap for formal analysis and fully-automated scalable safety verification of solid state interlocking (SSI) programs – a technology at the heart of many railway signalling solutions. The focus of the work is on making it easy for signalling engineers to use the developed technology and thus to help with its smooth industrial deployment. In this paper we explain the formal foundations of the proposed method, its tool support, and their application to real life railway verification problems.

[1]  Paul Benoit,et al.  Météor: A Successful Application of B in a Large Project , 1999, World Congress on Formal Methods.

[2]  A. Romanovsky,et al.  SafeCap Domain Language for Reasoning about Safety and Capacity , 2012, 2012 Workshop on Dependable Transportation Systems/Recent Advances in Software Dependability.

[3]  Hugo Daniel Macedo,et al.  Compositional Verification of Multi-station Interlocking Systems , 2016, ISoLA.

[4]  François Bobot,et al.  Why3: Shepherd Your Herd of Provers , 2011 .

[5]  Alexander Romanovsky,et al.  Formal Analysis of Railway Signalling Data , 2016, 2016 IEEE 17th International Symposium on High Assurance Systems Engineering (HASE).

[6]  Steve King,et al.  Towards an Integrated Model Checker for Railway Signalling Data , 2002, FME.

[7]  Marco Roveri,et al.  Formal Verification and Validation of ERTMS Industrial Railway Train Spacing System , 2012, CAV.

[8]  Matthew John Morley,et al.  Safety assurance in interlocking design , 1996, CST.

[9]  Alexei Iliasov,et al.  Static Verification of Railway Schema and Interlocking Design Data , 2016, RSSRail.

[10]  Michael J. Butler,et al.  ProB: A Model Checker for B , 2003, FME.

[11]  Faron Moller,et al.  Verification of Solid State Interlocking Programs , 2013, SEFM Workshops.

[12]  F. Ortmeier,et al.  Automatic Model-based Verification of Railway Interlocking Systems using Model Checking , 2018 .

[13]  Frédéric Badeau,et al.  Using B as a High Level Programming Language in an Industrial Project: Roissy VAL , 2005, ZB.

[14]  Alexander Romanovsky,et al.  Practical Formal Methods in Railways - The SafeCap Approach , 2014, Ada-Europe.

[15]  Charles Pecheur,et al.  Verification of Railway Interlocking - Compositional Approach with OCRA , 2016, RSSRail.

[16]  Alexander Romanovsky,et al.  The SafeCap Platform for Modelling Railway Safety and Capacity , 2013, SAFECOMP.

[17]  Jean-Raymond Abrial,et al.  The B-book - assigning programs to meanings , 1996 .

[18]  Axel Legay,et al.  Verification of Interlocking Systems Using Statistical Model Checking , 2016, 2017 IEEE 18th International Symposium on High Assurance Systems Engineering (HASE).

[19]  Pierre Schaus,et al.  Verification of railway interlocking systems , 2015, ESSS.