Gate-level modeling of leakage current failure induced by total dose for the generation of worst-case test vectors

A novel gate-level model has been developed for the automatic generation of worst-case test vectors for leakage current failure induced in CMOS devices by total dose.