A microprocessor survey course: exploring advanced computer architecture in practice
暂无分享,去创建一个
[1] Kevin Skadron,et al. BLP: Applying ILP Techniques to Bytecode Execution , 2000 .
[2] Kevin Skadron. Diierential Multithreading: Recapturing Pipeline Stall Cycles and Enhancing Throughput in Small-scale Embedded Microprocessors , 2000 .
[3] Dean M. Tullsen,et al. Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading , 1997, TOCS.
[4] Gary Lauterbach,et al. UltraSPARC-III: designing third-generation 64-bit performance , 1999, IEEE Micro.
[5] Kevin Skadron,et al. Design issues and tradeoffs for write buffers , 1997, Proceedings Third International Symposium on High-Performance Computer Architecture.
[6] Margaret Martonosi,et al. Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques , 1999, IEEE Trans. Computers.
[7] Richard E. Kessler,et al. The Alpha 21264 microprocessor architecture , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).
[8] Craig Metz,et al. Safety Checking of Kernel Extensions , 2000, USENIX Annual Technical Conference, FREENIX Track.
[9] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[10] Kunle Olukotun,et al. Improving the performance of speculatively parallel applications on the Hydra CMP , 1999 .