A basic design guide for CMOS folding and interpolating A/D converters-overview and case study

The design techniques for analog-to-digital converters (ADCs) require careful optimization in order to minimize the amount of hardware required and enable economical monolithic integration. A basic architectural design guide dedicated to folding and interpolating ADCs is outlined and described. A case study for a 10-bit ADC is treated under consideration of different folding and interpolating factors. The trade-off between chip area, power dissipation, and ADC performance is characterized according to the diverse design variables.

[1]  R. Roovers,et al.  A 12 b 50 M sample/s cascaded folding and interpolating ADC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Xicheng Jiang,et al.  A 200 MHz 6-bit folding and interpolating ADC in 0.5-/spl mu/m CMOS , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[3]  Bram Nauta,et al.  A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter , 1995 .

[4]  K. Bult,et al.  An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 , 1997, IEEE J. Solid State Circuits.

[5]  David J. Allstot,et al.  CMOS folding A/D converters with current-mode interpolation , 1996 .

[6]  Geir S. Østrem,et al.  An 8-bit, 200 MSPS Folding and Interpolating ADC , 1998 .