Reliability approach of high density Through Silicon Via (TSV)

This paper focuses on the link between initial electrical resistance of Through Silicon Via (TSV), and possible failure occurring during Thermal Cycling Test (TCT) and electromigration (EM) tests. Physical analyses reveal the presence of a carbon impurity layer at bottom of the higher resistance TSVs. This impurity induces failure during TCT, but has no impact on EM time to failure distribution. We also discuss the relevance of different electrical resistance failure criterions after TCT for a single TSV.

[1]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[2]  V. Moroz,et al.  Performanace and reliability analysis of 3D-integration structures employing Through Silicon Via (TSV) , 2009, 2009 IEEE International Reliability Physics Symposium.

[3]  A. Toffoli,et al.  Enabling technologies for 3D chip stacking , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[4]  K. Tachibana,et al.  Polymerization of fluorocarbons in reactive ion etching plasmas , 1998 .

[5]  Paul S. Ho,et al.  Electromigration reliability issues in dual-damascene Cu interconnections , 2002, IEEE Trans. Reliab..

[6]  W. Dehaene,et al.  Test Structures for Characterization of Through-Silicon Vias , 2012, IEEE Transactions on Semiconductor Manufacturing.

[7]  H. Reichl,et al.  Through silicon via technology — processes and reliability for wafer-level 3D system integration , 2008, 2008 58th Electronic Components and Technology Conference.

[8]  Joe W. McPherson,et al.  Stress-induced voiding under vias connected to wide Cu metal leads , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[9]  C. Selvanayagam,et al.  Failure analyses of 3D Sip (system-in-package) and WLP (wafer-level package) by finite element methods , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[10]  N. Kernevez,et al.  Challenges for 3D IC integration: bonding quality and thermal management , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[11]  R. Tummala,et al.  Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV) , 2009, 2009 59th Electronic Components and Technology Conference.

[12]  H. Tu,et al.  Enabling 3D-IC foundry technologies for 28 nm node and beyond: through-silicon-via integration with high throughput die-to-wafer stacking , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).