A Monolithic CMOS Magnetic Hall Sensor with High Sensitivity and Linearity Characteristics

This paper presents a fully integrated linear Hall sensor by means of 0.8 μm high voltage complementary metal-oxide semiconductor (CMOS) technology. This monolithic Hall sensor chip features a highly sensitive horizontal switched Hall plate and an efficient signal conditioner using dynamic offset cancellation technique. An improved cross-like Hall plate achieves high magnetic sensitivity and low offset. A new spinning current modulator stabilizes the quiescent output voltage and improves the reliability of the signal conditioner. The tested results show that at the 5 V supply voltage, the maximum Hall output voltage of the monolithic Hall sensor microsystem, is up to ±2.1 V and the linearity of Hall output voltage is higher than 99% in the magnetic flux density range from ±5 mT to ±175 mT. The output equivalent residual offset is 0.48 mT and the static power consumption is 20 mW.

[1]  P. Kejik,et al.  First fully CMOS-integrated 3D Hall probe , 2005, The 13th International Conference on Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS '05..

[2]  Vincent Frick,et al.  New fully differential instrumental chain for Hall sensor signal conditioning integrated in standard 0.35 μm CMOS process , 2009, 2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference.

[3]  Juri Jatskevich,et al.  Hall-sensor signals filtering for improved operation of brushless DC motors , 2011, 2011 IEEE International Symposium on Industrial Electronics.

[4]  Yue Xu,et al.  Monolithic H-bridge brushless DC vibration motor driver with a highly sensitive hall sensor in 0.18 μm complementary metal-oxide semiconductor technology , 2013, IET Circuits Devices Syst..

[5]  M. Pastre,et al.  A Hall Sensor Analog Front End for Current Measurement With Continuous Gain Calibration , 2005, IEEE Sensors Journal.

[6]  M. Motz,et al.  An Integrated Hall Sensor Platform Design for Position, Angle and Current Sensing , 2006, 2006 5th IEEE Conference on Sensors.

[7]  Tiger Chang,et al.  CMOS SC-spinning, current-feedback hall sensor for high speed and low cost applications , 2014, IEEE SENSORS 2014 Proceedings.

[8]  A. Bilotti,et al.  Monolithic magnetic Hall sensor using dynamic quadrature offset cancellation , 1997, IEEE J. Solid State Circuits.

[9]  Laurent Osberger,et al.  Assessment of the spinning-current efficiency in cancelling the 1/f noise of Vertical Hall Devices through accurate FEM modeling , 2013, 2013 IEEE SENSORS.

[10]  A. Haberli,et al.  Offset reduction in Hall devices by continuous spinning current method , 1997, Proceedings of International Solid State Sensors and Actuators Conference (Transducers '97).

[11]  Qin Hui-bin,et al.  A simplified compact model of miniaturized cross-shaped CMOS integrated Hall devices , 2012 .

[12]  Jean-Baptiste Kammerer,et al.  First Vertical Hall Device in standard 0.35 μm CMOS technology , 2008 .

[13]  Wen-Rong Yang,et al.  CMOS hall sensor using dynamic quadrature offset cancellation , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[14]  H. S. Wolff,et al.  iRun: Horizontal and Vertical Shape of a Region-Based Graph Compression , 2022, Sensors.

[15]  Maher Kayal,et al.  Highly sensitive Hall magnetic sensor microsystem in CMOS technology , 2002, IEEE J. Solid State Circuits.

[16]  Yue Xu,et al.  A Highly Sensitive CMOS Digital Hall Sensor for Low Magnetic Field Applications , 2012, Sensors.

[17]  Hadi Heidari,et al.  A CMOS Current-Mode Magnetic Hall Sensor With Integrated Front-End , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Christian Schott,et al.  A vertical Hall device in CMOS high-voltage technology , 2002 .

[19]  Laurent Osberger,et al.  High resolution, low offset Vertical Hall device in low-voltage CMOS technology , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[20]  Siya Lozanova,et al.  Linear displacement sensor using a new CMOS double-hall device , 2007 .