Multi stage OTA design: From matrix description to circuit realization

Abstract This paper presents a comprehensive approach to frequency compensating multistage amplifiers. Different stage cases have been considered namely, differential voltage and current blocks, and general compensation blocks for both voltage and current states. Then, a matrix description has been proposed to describe the configurations. The approach involved binary matrixes in order to model amplifiers with feedback networks. Evolutionary algorithms were used to find optimum numerical values and simplify symbolic transfer functions. Also a diagram-based design was used to find the appropriate MOSFET DC bias conditions and dimensions. Note that using simplified transfer functions to symbolically locate the poles and zeroes allowed a better circuit design knowledge compared to numerical approaches. To demonstrate the proposed procedure, two circuit were designed in TSMC 0.18 μm CMOS technology and simulated results successfully compared to linear models extracted from the matrix description. According to simulations, the proposed configurations in both voltage and current states show excellence performance versus previous works. Finally, special design cases such as multi-compensation blocks and N-stage approach were discussed.

[1]  Hoi Lee,et al.  Active-feedback frequency-compensation technique for low-power multistage amplifiers , 2003, IEEE J. Solid State Circuits.

[2]  Meysam Akbari,et al.  Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA , 2014 .

[3]  W. Sansen,et al.  Transconductance with capacitances feedback compensation for multistage amplifiers , 2005, Proceedings of the 30th European Solid-State Circuits Conference.

[4]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[5]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Man-Kay Law,et al.  A 0.016mm2 144μW three-stage amplifier capable of driving 1-to-15nF capacitive load with >0.95MHz GBW , 2012, 2012 IEEE International Solid-State Circuits Conference.

[7]  Meysam Akbari,et al.  High performance folded cascode OTA using positive feedback and recycling structure , 2015 .

[8]  Gaetano Palumbo,et al.  Analytical comparison of frequency compensation techniques in three‐stage amplifiers , 2008, Int. J. Circuit Theory Appl..

[9]  Mohammad Shokouhifar,et al.  An evolutionary-based methodology for symbolic simplification of analog circuits using genetic algorithm and simulated annealing , 2015, Expert Syst. Appl..

[10]  Omid Hashemipour,et al.  DCCII based frequency compensation method for three stage amplifiers , 2015 .

[11]  Wing-Hung Ki,et al.  A Cascode Miller-Compensated Three-Stage Amplifier With Local Impedance Attenuation for Optimized Complex-Pole Control , 2015, IEEE Journal of Solid-State Circuits.

[12]  Ligang Hou,et al.  Impedance Adapting Compensation for Low-Power Multistage Amplifiers , 2011, IEEE Journal of Solid-State Circuits.

[13]  Meysam Akbari,et al.  High performance reversed nested Miller frequency compensation , 2015 .

[14]  Gaetano Palumbo,et al.  Three-Stage CMOS OTA for Large Capacitive Loads With Efficient Frequency Compensation Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Sadegh Biabanifard,et al.  A new SMC compensation strategy for three stage amplifiers based on differential feedback path , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).

[16]  Ali Jalali,et al.  A new frequency compensation technique for three stages OTA by differential feedback path , 2015 .

[17]  Omid Hashemipour,et al.  A new frequency compensation method based on differential current conveyor , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).

[18]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[19]  Gaetano Palumbo,et al.  High-Performance Four-Stage CMOS OTA Suitable for Large Capacitive Loads , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Sadegh Biabanifard,et al.  Gain boosting of recycling folded cascode OTA using positive feedback and introducing new input path , 2017 .

[21]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[22]  Gaetano Palumbo,et al.  Design Procedures for Three-Stage CMOS OTAs With Nested-Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Davide Marano,et al.  Improved Reversed Nested Miller Frequency Compensation Technique With Voltage Buffer and Resistor , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Hoi Lee,et al.  Dual Active-Capacitive-Feedback Compensation for Low-Power Large-Capacitive-Load Three-Stage Amplifiers , 2011, IEEE Journal of Solid-State Circuits.

[25]  Pak Kwong Chan,et al.  Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load , 2012, IEEE Journal of Solid-State Circuits.

[26]  Gaetano Palumbo,et al.  Advances in Reversed Nested Miller Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  E. Sanchez-Sinencio,et al.  Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.

[28]  Meysam Akbari,et al.  Design of ultra-low-power CMOS amplifiers based on flicker noise reduction , 2014, 2014 22nd Iranian Conference on Electrical Engineering (ICEE).