Digital Approaches to ISI-Mitigation in High-Resolution Oversampled Multi-Level D/A Converters

A new digital signal processing approach to shaping intersymbol interference (ISI) and static mismatch errors simultaneously in oversampled multi-level digital to analog converters (DAC) has recently been proposed. In this paper, a mathematical framework is established for analyzing ISI errors as well as comparing the ISI sensitivities of different mismatch shaping algorithms. The framework is used to analyze the fundamental problems of popularly used algorithms such as data-weighted-averaging (DWA) in the presence of nonlinear ISI: Large-signal even-order distortion and frequency modulated harmonics at low signal levels. The new ISI-shaping algorithm results in significant improvement over previous schemes including the modified Mismatch Shaper (MMS) which also addresses ISI error. The new ISI shaper, while increasing the digital complexity, practically eliminates the need for conventional ISI mitigation techniques such as time consuming, layout-critical, non-automated and process specific analog design methods. The advantages of ISI shaping is further verified on an experimental audio DAC with simple non-return-to-zero (NRZ) current steering segments implemented in a 45 nm CMOS process and running off a single-phase clock of only 3.072 MHz.

[1]  Ian Galton.  Spectral shaping of circuit errors in digital-to-analog converters , 1997 .

[2]  K. Nguyen,et al.  A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-level DEM Technique , 2008, IEEE Journal of Solid-State Circuits.

[3]  B. Leung,et al.  Multibit Sigma - Delta A/D converter incorporating a novel class of dynamic element matching techniques , 1992 .

[4]  Rudy J. van de Plassche,et al.  Dynamic element matching for high-accuracy monolithic D/A converters , 1976 .

[5]  L. Risbo.  On the design of tome-free ΣΔ modulators , 1995 .

[6]  Mounir Fares,et al.  A 108dB-DR 120dB-THD and 0.5Vrms output audio DAC with inter-symbol-interference-shaping algorithm in 45nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  Baher Haroun,et al.  A 110dB SNR and 0.5mW current-steering audio DAC implemented in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[8]  Bob Adams,et al.  A 108dB SNR 1.1mW Oversampling Audio DAC with a Three-Level DEM Technique , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  L. Risbo.  On the design of tone-free /spl Sigma//spl Delta/ modulators , 1995 .

[10]  Zoya Popovic,et al.  Circuit Approaches to Nonlinear-ISI Mitigation in Noise-Shaped Bandpass D/A Conversion , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Stanley P. Lipshitz,et al.  Towards a Better Understanding of 1-Bit Sigma-Delta Modulators - Part 2 , 2001 .

[12]  L. R. Carley,et al.  A noise-shaping coder topology for 15+ bit converters , 1989 .

[13]  John Vanderkooy,et al.  Towards a Better Understanding of 1-Bit Sigma-Delta Modulators - Part 3 , 2002 .

[14]  Xue-Mei Gong.  An Efficient Second-Order Dynamic Element Matching Technique for a 120-dB Multi-Bit Delta-Sigma DAC , 2000 .

[15]  I. Padilla-Cantoya.  Dual-polarity floating battery for class AB output stages with accurate quiescent current control , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[16]  K. Sweetland,et al.  A 113db Snr Oversampling Sigma-delta Dac For Cd/dvd Application , 1998, International 1998 Conference on Consumer Electronics.

[17]  John van den Homberg,et al.  A New Digital-to-Analogue Converter Design Technique for HiFi Applications , 2003 .

[18]  R. Schreier,et al.  Mismatch shaping for a current-mode multibit delta-sigma DAC , 1999, IEEE J. Solid State Circuits.

[19]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .