Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction

A transition-code based method is proposed to reduce the linearity testing time of pipelined analog-to-digital converters (ADCs). By employing specific architecture-dependent rules, only a few specific transition codes need to be measured to accomplish the accurate linearity test of a pipelined ADC. In addition, a simple digital Design-for-Test (DfT) circuit is proposed to help correctly detect transition codes corresponding to each pipelined stage. With the help of the DfT circuit, the proposed method can be applied for pipelined ADCs with digital error correction (DEC). Experimental results of a practical chip show that the proposed method can achieve high test accuracy for a 12-bit 1.5-bit/stage pipelined ADC with different nonlinearities by measuring only 9.3% of the total measured samples of the conventional histogram based method.

[1]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[2]  Degang Chen,et al.  System identification -based reduced-code testing for pipeline ADCs’ linearity test , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[4]  Soon-Jyh Chang,et al.  Design-for-Test Circuit for the Reduced Code Based Linearity Test Method in Pipelined ADCs with Digital Error Correction Technique , 2009, 2009 Asian Test Symposium.

[5]  M. F. Wagdy,et al.  Determining ADC effective number of bits via histogram testing , 1991 .

[6]  Gerard N. Stenbakken,et al.  A comprehensive approach for modeling and testing analog and mixed-signal devices , 1990, Proceedings. International Test Conference 1990.

[7]  Abhijit Chatterjee,et al.  Linearity Testing of A/D Converters Using Selective Code Measurement , 2008, J. Electron. Test..

[8]  Kcstcr.  The Data Conversion Handbook , 2007 .

[9]  Jonathan W. Valvano,et al.  A 14b 100MS/s Pipelined ADC with a Merged Active S/H and First MDAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  S. Okwit,et al.  ON SOLID-STATE CIRCUITS. , 1963 .

[11]  Ieee Std,et al.  IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters , 2011 .

[12]  Michael Peter Kennedy,et al.  Linear model-based testing of ADC nonlinearities , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Soon-Jyh Chang,et al.  A Reduced Code Linearity Test Method for Pipelined A/D Converters , 2008, 2008 17th Asian Test Symposium.

[14]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[15]  Dario Petri,et al.  Stochastic properties of quantization noise in memoryless converters affected by integral nonlinearity , 2004, IEEE Transactions on Instrumentation and Measurement.

[16]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[17]  Hsin-Wen Ting,et al.  A Histogram-Based Testing Method for Estimating A/D Converter Performance , 2008, IEEE Transactions on Instrumentation and Measurement.

[18]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[19]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[20]  Degang Chen,et al.  Pipeline ADC linearity testing with dramatically reduced data capture time , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[21]  Gerard N. Stenbakken,et al.  LINEAR ERROR MODELING OF ANALOG AND MIXED-SIGNAL DEVICES , 1991, 1991, Proceedings. International Test Conference.

[22]  Bruce A. Wooley,et al.  Use of linear models in A/D converter testing , 1999 .

[23]  Mohamad Sawan,et al.  On chip testing data converters using static parameters , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Walt Kester,et al.  The data conversion handbook , 2005 .