暂无分享,去创建一个
[1] S. Datta,et al. Low-Barrier Nanomagnets as p-Bits for Spin Logic , 2016, IEEE Magnetics Letters.
[2] David Heckerman,et al. Causal independence for probability assessment and inference using Bayesian networks , 1996, IEEE Trans. Syst. Man Cybern. Part A.
[3] Goh Wang Ling,et al. PCMOS-based Hardware Implementation of Bayesian Network , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.
[4] Supriyo Datta,et al. Experimental demonstration of nanomagnet networks as hardware for Ising computing , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[5] Marek Kaminski,et al. Real-time prediction of acute cardiovascular events using hardware-implemented Bayesian networks , 2016, Comput. Biol. Medicine.
[6] Judea Pearl,et al. Probabilistic reasoning in intelligent systems - networks of plausible inference , 1991, Morgan Kaufmann series in representation and reasoning.
[7] Michael P. Wellman,et al. Real-world applications of Bayesian networks , 1995, CACM.
[8] Chris H. Kim,et al. A Magnetic Tunnel Junction based True Random Number Generator with conditional perturb and real-time output probability tracking , 2014, 2014 IEEE International Electron Devices Meeting.
[9] Supriyo Datta,et al. Intrinsic optimization using stochastic nanomagnets , 2016, Scientific Reports.
[10] Jean-Philippe Diguet,et al. FPGA implementation of Bayesian network inference for an embedded diagnosis , 2015, 2015 IEEE Conference on Prognostics and Health Management (PHM).
[11] Hiroshi Imamura,et al. Spin dice: A scalable truly random number generator based on spintronics , 2014 .
[12] R. Cowburn,et al. Single-Domain Circular Nanomagnets , 1999 .
[13] Kaushik Roy,et al. Stochastic Spin-Orbit Torque Devices as Elements for Bayesian Inference , 2017, Scientific Reports.
[14] Damien Querlioz,et al. Bioinspired Programming of Memory Devices for Implementing an Inference Engine , 2015, Proceedings of the IEEE.
[15] Supriyo Datta,et al. Hardware demonstration of stochastic p-bits for invertible logic , 2017, ArXiv.
[16] Supriyo Datta,et al. Implementing p-bits With Embedded MTJ , 2017, IEEE Electron Device Letters.
[17] Luan Tran,et al. 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[18] Supriyo Datta,et al. A building block for hardware belief networks , 2016, Scientific Reports.
[19] Kang L. Wang,et al. Design of high-throughput and low-power true random number generator utilizing perpendicularly magnetized voltage-controlled magnetic tunnel junction , 2017 .
[20] Brian M. Sutton,et al. Stochastic p-bits for Invertible Logic , 2016, 1610.00377.
[21] Krishna V. Palem,et al. Probabilistic system-on-a-chip architectures , 2007, TODE.
[22] Kerem Yunus Camsari,et al. Weighted $p$ -Bits for FPGA Implementation of Probabilistic Circuits , 2017, IEEE Transactions on Neural Networks and Learning Systems.
[23] S. Majetich,et al. Superparamagnetic perpendicular magnetic tunnel junctions for true random number generators , 2018 .
[24] Supriyo Datta,et al. Hardware emulation of stochastic p-bits for invertible logic , 2017, Scientific Reports.
[25] Sheng Ma,et al. Adaptive diagnosis in distributed systems , 2005, IEEE Transactions on Neural Networks.
[26] Jacques Droulez,et al. Bayesian Inference With Muller C-Elements , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.
[27] Supriyo Datta,et al. Voltage-Driven Building Block for Hardware Belief Networks , 2018, IEEE Design & Test.