A low-power hybrid reconfigurable architecture for resistive random-access memories

Access-transistor-free memristive crossbars have shown to be excellent candidates for next generation non-volatile memories. While the elimination of the transistor per memory element enables higher memory densities, it also introduces parasitic currents during the normal operation of the memory that increases both the overall power consumption of the crossbar, and the current requirements of the line drivers. In this work we present a hybrid reconfigurable memory architecture that takes advantage of the fact that a complementary resistive switch (CRS) can behave both as a memristor and as a CRS. By dynamically keeping frequently accessed regions of the memory in the memristive mode and others in the CRS mode, our hybrid memory offer all the benefits that a memristor and a CRS offer individually, without any of their drawbacks. We validate our architecture using the SPEC CPU2006 benchmark and found that our hybrid memory offers average energy savings of 3.6x with respect to a memristive-only memory. In addition, we can offer a memory lifetime that is, on average, 6.4x longer than that of a CRS-only memory.

[1]  Amirali Ghofrani,et al.  Towards data reliable crossbar-based memristive memories , 2013, 2013 IEEE International Test Conference (ITC).

[2]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[3]  R. Waser,et al.  A Novel Reference Scheme for Reading Passive Resistive Crossbar Memories , 2006, IEEE Transactions on Nanotechnology.

[4]  Darryl Gove,et al.  CPU2006 working set size , 2007, CARN.

[5]  Dmitri B. Strukov,et al.  3D CMOS-memristor hybrid circuits: devices, integration, architecture, and applications , 2012, ISPD '12.

[6]  R. J. Luyken,et al.  Concepts for hybrid CMOS-molecular non-volatile memories , 2003 .

[7]  R Rosezin,et al.  Capacity based nondestructive readout for complementary resistive switches. , 2011, Nanotechnology.

[8]  Moinuddin K. Qureshi,et al.  Morphable memory system: a robust architecture for exploiting multi-level phase change memories , 2010, ISCA.

[9]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[10]  L. Chua.  Memristor-The missing circuit element , 1971 .

[11]  R. Williams,et al.  Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .

[12]  Ligang Gao,et al.  High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm , 2011, Nanotechnology.

[13]  Yuchao Yang,et al.  Complementary resistive switching in tantalum oxide-based resistive memory devices , 2012, 1204.3515.

[14]  Amirali Ghofrani,et al.  Architecting energy efficient crossbar-based memristive random-access memories , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[15]  E. Linn,et al.  Uniform Complementary Resistive Switching in Tantalum Oxide Using Current Sweeps , 2013, IEEE Electron Device Letters.

[16]  Kinam Kim,et al.  A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5-x)/TaO(2-x) bilayer structures. , 2011, Nature materials.

[17]  Luca Benini,et al.  Energy-efficient GPGPU architectures via collaborative compilation and memristive memory-based computing , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[18]  Ricardo Bianchini,et al.  Page placement in hybrid memory systems , 2011, ICS '11.

[19]  Miguel Angel Lastras-Montaño,et al.  Toward large-scale access-transistor-free memristive crossbars , 2015, The 20th Asia and South Pacific Design Automation Conference.

[20]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[21]  Amirali Ghofrani,et al.  HReRAM: A hybrid reconfigurable resistive random-access memory , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[22]  Harish Patil,et al.  Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.

[23]  Wei Lu,et al.  A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory , 2015, ACM J. Emerg. Technol. Comput. Syst..

[24]  Winfried W. Wilcke,et al.  Storage-class memory: The next storage system technology , 2008, IBM J. Res. Dev..

[25]  D. Ielmini,et al.  Complementary switching in metal oxides: Toward diode-less crossbar RRAMs , 2011, 2011 International Electron Devices Meeting.

[26]  Amirali Ghofrani,et al.  Vertical integration of memristors onto foundry CMOS dies using wafer-scale integration , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[27]  D. Strukov,et al.  Resistive switching phenomena in thin films: Materials, devices, and applications , 2012 .

[28]  Peter J. Denning,et al.  The working set model for program behavior , 1968, CACM.

[29]  John L. Henning.  SPEC CPU2006 memory footprint , 2007, CARN.

[30]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[31]  D. Strukov,et al.  CMOL: Devices, Circuits, and Architectures , 2006 .