Generating optimal distinguishing sequences with a model checker
暂无分享,去创建一个
[1] David Lee,et al. Testing Finite-State Machines: State Identification and Verification , 1994, IEEE Trans. Computers.
[2] Arthur D. Friedman,et al. Fault detection in digital circuits , 1971 .
[3] Bapiraju Vinnakota,et al. Fast state verification , 1998, DAC.
[4] Rajeev Alur,et al. A Theory of Timed Automata , 1994, Theor. Comput. Sci..
[5] Wang Yi,et al. UPPAAL - a Tool Suite for Automatic Verification of Real-Time Systems , 1996, Hybrid Systems.
[6] Hasan Ural,et al. Formal methods for test sequence generation , 1992, Comput. Commun..
[7] Deepinder P. Sidhu,et al. Formal Methods for Protocol Testing: A Detailed Study , 1989, IEEE Trans. Software Eng..
[8] Krishan K. Sabnani,et al. A Protocol Test Generation Procedure , 1988, Comput. Networks.
[9] Michaela Huhn,et al. Generation of Optimized Testsuites for UML Statecharts with Time , 2004, TestCom.
[10] Edward F. Moore,et al. Gedanken-Experiments on Sequential Machines , 1956 .
[11] F. C. Hennie. Fault detecting experiments for sequential circuits , 1964, SWCT.
[12] Alexandre Petrenko,et al. Protocol testing: review of methods and relevance for software testing , 1994, ISSTA '94.
[13] Stephan Merz,et al. Model Checking , 2000 .