Low Power Design of Double-Edge Triggered Flip-Flop by Reducing the Number of Clocked Transistors

In this paper, a new technique for implementing low energy double-edge triggered flip-flops is introduced. The new technique employs a clock branch shared (CBS) scheme to reduce the number of clocked transistors in the design. As compared to the other state of the art double-edge triggered flip- flop designs, the newly proposed CBSip design has an improvement of up to 20% and 12.4% in view of power consumption and PDP, respectively.

[1]  Peiyi Zhao,et al.  Low power and high speed explicit-pulsed flip-flops , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[2]  Kuo-Hsing Cheng,et al.  A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Manoj Sachdev,et al.  A comparative analysis of low-power low-voltage dual-edge-triggered flip-flops , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Massoud Pedram,et al.  A new design of double edge triggered flip-flops , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[5]  Cheng Jun-xia.  Improved D Flip Flop for SEE Mitigation , 2007 .

[6]  Hiroshi Kawaguchi,et al.  A reduced clock-swing flip-flop (RCSFF) for 63% power reduction , 1998, IEEE J. Solid State Circuits.

[7]  Wei Hwang,et al.  Low Power Pulsed Edge-Triggered Latches Design , 2005 .

[8]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[9]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[10]  Tarek Darwish,et al.  High-performance and low-power conditional discharge flip-flop , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[12]  Tarek Darwish,et al.  Low Power Conditional-Discharge Pulsed Flip-Flops , 2003, Embedded Systems and Applications.

[13]  Vojin G. Oklobdzija,et al.  Dual-edge triggered storage elements and clocking strategy for low-power systems , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Hang Guo.  CMOS Ternary D-Type Edge-triggered Flip-Flop Using One Latch , 2002 .

[15]  Jianping Hu,et al.  Low-power adiabatic sequential circuits with complementary pass-transistor logic , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[16]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.