On-Chip Integrated Antennas - The First Challenge for Reliable on-Chip Wireless Interconnects

This paper presents a feasibility study of on-chip integrated antennas design for wireless interconnects. First the state-of the-art of on-chip integrated antenna designs are reviewed based on the low cost mainstream silicon process technologies. Then, several structures of on-chip antennas have been analyzed, using Sonnet Suites. The simulation results provide the design guidelines for further wireless interconnect realization with CMOS technology

[1]  David M. Pozar,et al.  Considerations for millimeter wave printed antennas , 1983 .

[2]  Attilio Jose Giarola,et al.  Analysis of electromagnetic wave propagation in multilayered media using dyadic Green's functions , 1982 .

[3]  D. Rutledge,et al.  Substrate Optimization for Integrated Circuit Antennas , 1982, 1982 IEEE MTT-S International Microwave Symposium Digest.

[4]  F. Caignet,et al.  The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.

[5]  Ronold W. P. King,et al.  The electromagnetic field of a horizontal electric dipole in the presence of a three-layered region , 1991 .

[6]  C. Tai,et al.  A new class of resonant antennas , 1991 .

[7]  Martin Margala,et al.  Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  K. Carver,et al.  Microstrip antenna technology , 1981 .

[9]  Martin Margala,et al.  New Embedded Core Testing for System-on-Chips and System-in-Packages , 2006, 2006 Canadian Conference on Electrical and Computer Engineering.

[10]  W. Arden.  The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .

[11]  Junji Yamauchi,et al.  Shortening ratios of modified dipole antennas , 1984 .

[12]  Kaustav Banerjee,et al.  Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.

[13]  Nicolaos G. Alexopoulos,et al.  On the effect of substrate thickness and permittivity on printed circuit dipole properties , 1982 .

[14]  Martin Margala,et al.  Design of wireless on-wafer submicron characterization system , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[16]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[17]  T. Sakurai,et al.  A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package , 2006, IEEE Journal of Solid-State Circuits.

[18]  Chih-Ming Hung,et al.  The feasibility of on-chip interconnection using antennas , 2005, ICCAD.

[19]  Junji Yamauchi,et al.  Effects of arm bend and asymmetric feeding on dipole antennae , 1983 .

[20]  R. Bansal,et al.  Antenna theory; analysis and design , 1984, Proceedings of the IEEE.

[21]  M. T. Bohr,et al.  Technology for advanced high-performance microprocessors , 1998 .

[22]  A. Sugavanam,et al.  On-chip antennas in silicon ICs and their application , 2005, IEEE Transactions on Electron Devices.