Ultra low power fault tolerant neural inspired CMOS logic

We present a new defect/fault tolerant ultra low power CMOS circuit exploiting low level redundancy. We show that wiring and transistors may be damaged while the functionality is still kept. We also demonstrate a new full adder based on the basic building block, capable of sub fJ power-delay-product for supply voltages below 100 mV, in a 120 nm process. The power-delay-product is reduced by about 50 % compared to the best previously published FA based on a 6 transistor reconfigurable subthreshold NOR-3, MAJ-3, NAND-3 circuit. Transistors are exploited as four terminal devices operating in subthreshold and DC characteristics for a threshold element is demonstrated by chip measurements.

[1]  Y. Berg,et al.  Reconfigurable subthreshold CMOS perceptron , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[2]  E. Nowak,et al.  Low-power CMOS at Vdd = 4kT/q , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[3]  Snorre Aunet,et al.  Real-Time Reconfigurable Linear Threshold Elements and Some Applications to Neural Hardware , 2003, ICES.

[4]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[5]  Carlos Galup-Montoro,et al.  Body-bias compensation technique for subthreshold CMOS static logic gates , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[6]  Yoshihito Amemiya,et al.  Single-Electron Majority Logic Circuits , 1997 .

[7]  Valeriu Beiu.  A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov , 2004 .

[8]  Valeriu Beiu,et al.  VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.

[9]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[10]  Robert J. Francis,et al.  Ganged CMOS: trading standby power for speed , 1990 .

[11]  Yngvar Berg,et al.  Real-time reconfigurable linear threshold elements implemented in floating-gate CMOS , 2003, IEEE Trans. Neural Networks.

[12]  Snorre Aunet,et al.  Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic , 2001 .

[13]  Tadahiro Ohmi,et al.  An intelligent MOS transistor featuring gate-level weighted sum and threshold operations , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[14]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[15]  Konstantin K. Likharev,et al.  Neuromorphic CMOL circuits , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[16]  Valeriu Beiu,et al.  Deeper Sparsely Nets can be Optimal , 1998, Neural Processing Letters.

[17]  M. G. Johnson.  A symmetric CMOS NOR gate for high-speed applications , 1988 .

[18]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[19]  Valeriu Beiu,et al.  The Vanishing Majority Gate Trading Power and Speed for Reliability , 2005 .

[20]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[21]  Snorre Aunet,et al.  200 mV Full Adder Based on a Reconfigurable CMOS Perceptron , 2004 .

[22]  Valeriu Beiu,et al.  Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL) , 2003, IWANN.

[23]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Yusuf Leblebici,et al.  Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[25]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[26]  Trond Ytterdal,et al.  Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[27]  T. Sakurai,et al.  Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.