Relating yield models to burn-in fall-out in time

An early-life reliability model is presented that allows wafer test information to be used to predict not only the total number of burn-in failures that occur for a given product, but also the time a t which they occur during burn-in testing. The model is a novel extension of an experimentally verified yield-reliability model based on the fact that defects that cause earlylife reliability (burn-in) failures are “smaller”, more subtle versions of the defects that cause failures a t wafer test. Consequently, knowledge of defect densities following wafer test (inferred from wafer probe failures) provides knowledge of the relative magnitude of earlylife reliability defect densities. It is shown that this fact can be exploited to produce die with varying burn-in duration requirements. This is accomplished by sorting die into “bins” based on known reliability indicators. Presently, two such indicators are known: the local region yield of the die in question, and the number of repairs performed on the die in question. The early-life reliability model presented in this work will demonstrate that chips sorted based on these criterion have different fall-out or failure rate curves in burn-in. This information can be used to select optimal burn-in durations while maintaining outgoing product reliabili ty.

[1]  W. Robert Daasch,et al.  Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[2]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[3]  Israel Koren,et al.  Yield Models for Defect-Tolerant VLSI Circuits: A Review , 1989 .

[4]  Russell B. Miller,et al.  Unit level predicted yield: a method of identifying high defect density die at wafer sort , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  D. Talbot Paper 4 , 2022 .

[6]  W. C. Riordan,et al.  Microprocessor reliability performance as a function of die location for a 0.25 /spl mu/, five layer metal CMOS logic process , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[7]  Way Kuo,et al.  An overview of manufacturing yield and reliability modeling for semiconductor products , 1999, Proc. IEEE.

[8]  H. H. Huston,et al.  Reliability defect detection and screening during processing-theory and implementation , 1992, 30th Annual Proceedings Reliability Physics 1992.

[9]  Adit D. Singh,et al.  Estimating burn-in fall-out for redundant memory , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Israel Koren,et al.  A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits , 1993, IEEE Trans. Computers.

[11]  Adit D. Singh,et al.  Redundancy implications for early-life reliability: experimental verification of an integrated yield-reliability model , 2002, Proceedings. International Test Conference.

[12]  Adit D. Singh,et al.  Yield-reliability modeling: experimental verification and application to burn-in reduction , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[13]  Way Kuo,et al.  Reliability, Yield, And Stress Burn-In , 1998 .