Automatic Extraction Methodology for Accurate Measurements of Effective Channel Length on 65-nm MOSFET Technology and Below

The length of MOSFET channels is an important circuit design parameter, and this paper focuses on a new industrially-compatible technique using gate-to-channel measurements Cgc(Vg) to provide accurate extraction of the channel length. Thanks to fully-automatic probers, the technique provides large scale extractions and so, statistical-based results can be extracted with a maximized reliability. An in-depth study of parasitic capacitances has been performed to improve the extraction accuracy to within a few nanometers.

[1]  B. Sheu,et al.  A capacitance method to determine channel lengths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[2]  S. Asai,et al.  A new variational method to determine effective channel length and series resistance of MOSFET's , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[3]  Gerard Ghibaudo,et al.  New approach for the extraction of gate voltage dependent series resistance and channel length reduction in CMOS transistors , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[4]  R. Shrivastava,et al.  A simple model for the overlap capacitance of a VLSI MOS device , 1982, IEEE Transactions on Electron Devices.

[5]  S. Severi,et al.  Accurate channel length extraction by split C-V measurements on short-channel MOSFETs , 2006, IEEE Electron Device Letters.

[6]  H. F. Mander,et al.  Physics of Semiconductor Devices, 2nd Edition, S.M. Sze. Wiley, Amsterdam (1981) , 1982 .

[7]  Y. Taur,et al.  A new 'shift and ratio' method for MOSFET channel-length extraction , 1992, IEEE Electron Device Letters.

[8]  G. Ghibaudo,et al.  In-depth characterization of the hole mobility in 50-nm process-induced strained MOSFETs , 2005, IEEE Electron Device Letters.

[9]  Daniel Mathiot,et al.  A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs , 2002 .

[10]  G.J. Hu,et al.  Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's , 1987, IEEE Transactions on Electron Devices.

[11]  S. Narasimha,et al.  Low field mobility characteristics of sub-100 nm unstrained and strained Si MOSFETs , 2002, Digest. International Electron Devices Meeting,.

[12]  Yangyuan Wang,et al.  New method for extraction of MOSFET parameters , 2001, IEEE Electron Device Letters.

[13]  H.C. Lin,et al.  Accuracy of effective channel-length extraction using the capacitance method , 1986, IEEE Electron Device Letters.

[14]  Gerard Ghibaudo,et al.  Characterization of the effective mobility by split C(V) technique in sub 0.1 μm Si and SiGe PMOSFETs , 2005 .

[15]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[16]  Gerard Ghibaudo,et al.  New ratio method for effective channel length and threshold voltage extraction in MOS transistors , 2001 .

[17]  D.B.M. Klaassen,et al.  Compact modelling of pocket-implanted MOSFETs , 2001, 31st European Solid-State Device Research Conference.

[18]  B. Sheu,et al.  A simple method to determine channel widths for conventional and LDD MOSFET's , 1984, IEEE Electron Device Letters.

[19]  Chenming Hu,et al.  Modeling of pocket implanted MOSFETs for anomalous analog behavior , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[20]  L.F. Tiemeijer,et al.  RF capacitance-voltage characterization of MOSFETs with high leakage dielectrics , 2003, IEEE Electron Device Letters.

[21]  Yuan Taur,et al.  MOSFET channel length: extraction and interpretation , 2000 .

[22]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[23]  G. Ghibaudo,et al.  Improved split C-V method for effective mobility extraction in sub-0.1-/spl mu/m Si MOSFETs , 2004, IEEE Electron Device Letters.

[24]  G. Ghibaudo,et al.  Unexpected mobility degradation for very short devices : A new challenge for CMOS scaling , 2006, 2006 International Electron Devices Meeting.

[25]  Dimitri A. Antoniadis,et al.  An accurate gate length extraction method for sub-quarter micron MOSFET's , 1996 .

[26]  Gerard Ghibaudo,et al.  New method for the extraction of MOSFET parameters , 1988 .

[27]  Yao-Wen Chang,et al.  A new L/sub eff/ extraction approach for devices with pocket implants , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).

[28]  Mansun Chan,et al.  A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation , 1997 .