A Novel DCXO Module for Clock Synchronization in MPEG2 Transport System

This paper presents a unique on-chip digital control crystal oscillator (DCXO) module that is used for clock synchronization in MPEG2 data transport system. This module is built inside a phase-locked loop (PLL) and is achieved through flying-adder frequency synthesis architecture. It is designed at 27 MHz with a tuning range of plusmn10 kHz. The linearity at the range of 27 MHz plusmn10 kHz is measured as 0.001%. The frequency resolution is 1.6 Hz. This DCXO and its associated PLL consume 10 mW and occupies 0.15 mm2 in a 90-nm CMOS process. The contribution of this work is that this built-in DCXO can completely eliminate the need of external voltage-control crystal oscillator (VCXO) chip or on-chip VCXO block in MPEG2 clock synchronization and thus significantly reduces the system cost. This module has been used in a real HDTV SoC chip.

[1]  Qiuting Huang,et al.  A 200 μA, 78 MHz CMOS crystal-oscillator digitally trimmable to 0.3 ppm , 1996, ISLPED '96.

[2]  Yoshifumi Sekine,et al.  A wide variable range VCXO for IC , 1996, Proceedings of 1996 IEEE International Frequency Control Symposium.

[3]  Liming Xiu,et al.  A new frequency synthesis method based on "flying-adder" architecture , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Willy Sansen,et al.  Design and implementation of a CMOS VCXO for FM stereo decoders , 1988 .

[5]  R. E. Sheehey,et al.  A wide frequency range, surface mountable, voltage controllable crystal oscillator family , 1988, Proceedings of the 42nd Annual Frequency Control Symposium, 1988..

[6]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[7]  Jerry Lin,et al.  A low-phase-noise 0.004-ppm/step DCXO with guaranteed monotonicity in the 90-nm CMOS process , 2005, IEEE Journal of Solid-State Circuits.

[8]  Tae-Ju Lee,et al.  A 155-MHz clock recovery delay- and phase-locked loop , 1992 .

[9]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[10]  M. Okazaki,et al.  High performance VCXO with 622.08MHz Fundamental Quartz Crystal Resonator , 2006, 2006 IEEE International Frequency Control Symposium and Exposition.

[11]  Qiuting Huang,et al.  A 200 /spl mu/A, 78 MHz CMOS crystal-oscillator digitally trimmable to 0.3 ppm , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[12]  Vishnu Balan,et al.  A crystal oscillator with automatic amplitude control and digitally controlled pulling range of /spl plusmn/100 ppm , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[13]  Fernando A. Mujica,et al.  Digital timing recovery for communication systems , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[14]  Liming Xiu,et al.  A "flying-adder" architecture of frequency and phase synthesis with scalability , 2002, IEEE Trans. Very Large Scale Integr. Syst..