Modeling of majority and minority carrier triggered external latchup

Circuit models are presented that allow one to identify the worst-case testing condition for external latchup and to simulate the value of the latchup trigger current. The models are valid under both moderate and high-level injection. A good fit between the model and the measurements is observed. The roles of substrate majority and minority carriers are elucidated.

[1]  J. Nivison,et al.  A 0.25/spl mu/m CMOS based 70V smart power technology with deep trench for high-voltage isolation , 2002, Digest. International Electron Devices Meeting,.

[2]  Ming-Dou Ker,et al.  Methodology on Extracting Compact Layout Rules for Latchup Prevention , 2009 .

[3]  Ronald R. Troutman.  Latchup in CMOS Technology , 1986 .

[4]  Ronald R. Troutman,et al.  Latchup in CMOS Technology: The Problem and Its Cure , 1986 .

[5]  W. Stadler,et al.  Development strategy for TLU-robust products , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  K. Chatty,et al.  Investigation of External Latchup Robustness of Dual and Triple Well Designs in 65nm Bulk CMOS Technology , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[7]  W. M. Webster.  On the Variation of Junction-Transistor Current-Amplification Factor with Emitter Current , 1954, Proceedings of the IRE.

[8]  E. Rosenbaum,et al.  An Investigation of External Latchup , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[9]  E. Rosenbaum,et al.  Analytical modeling of external latchup , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[10]  K. Chatty,et al.  External Latchup Characteristics Under Static and Transient Conditions in Advanced Bulk CMOS Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[11]  M. Muhammad,et al.  Model-based guidelines to suppress cable discharge event (CDE) induced latchup in CMOS ICs , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.