FinFET: From compact modeling to circuit performance

FinFET device, the promise one of all candidates which may extend CMOS scaling to 10nm and beyond, has attracted intensive research interest in recent years. In paralleling the process technology and circuit design methodology, a compact model which serves as a link between the process technology and circuit design is strongly demanded. In this paper, we first review the FinFET process technology including SOI-FinFET and bulk-FinFET. Then a potential-based compact model is proposed to describe the electrical characteristics of the FinFET transistor. The model is verified by 2-D numerical simulation and is implemented into HSPICE simulator. Finally, the reliability issue of the FinFET device and circuit functions are illustrated and analyzed, which are important for the practical applications and circuit design.

[1]  Young Min Kim,et al.  Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs) , 2007, IEEE Transactions on Electron Devices.

[2]  David J. Frank,et al.  Power-constrained CMOS scaling limits , 2002, IBM J. Res. Dev..

[3]  J. Zhang,et al.  A unified charge-based model for symmetric DG MOSFETs valid for both heavily doped body and undoped channel , 2008, 2008 15th International Conference on Mixed Design of Integrated Circuits and Systems.

[4]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[5]  M. V. Fischetti,et al.  Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go? , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  Xing Zhang,et al.  Application of forward gated-diode R-G current method in extracting F-N stress-induced interface traps in SOI NMOSFETs , 2002, Microelectron. Reliab..

[7]  Tomislav Suligoj,et al.  Suppression of corner effects in wide-channel triple-gate bulk FinFETs , 2010 .

[8]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[9]  Mansun Chan,et al.  A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body , 2008, IEEE Transactions on Electron Devices.

[10]  Mansun Chan,et al.  A Non-Charge-Sheet Analytic Model for Symmetric Double-Gate MOSFETs With Smooth Transition Between Partially and Fully Depleted Operation Modes , 2008, IEEE Transactions on Electron Devices.

[11]  C. Tretz,et al.  High-Density Reduced-Stack Logic Circuit Techniques Using Independent-Gate Controlled Double-Gate Devices , 2006, IEEE Transactions on Electron Devices.

[12]  Chenming Hu,et al.  Modeling Advanced FET Technology in a Compact Model , 2006, IEEE Transactions on Electron Devices.

[13]  Bin Yu,et al.  FinFET scaling to 10 nm gate length , 2002, Digest. International Electron Devices Meeting,.

[14]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[15]  Sorin Cristoloveanu,et al.  le-Gate ilicon-on r Transistor with nversion: A evice with Grea , 1987 .

[16]  Donggun Park,et al.  Characteristics of the full CMOS SRAM cell using body-tied TG MOSFETs (bulk FinFETs) , 2006, IEEE Transactions on Electron Devices.

[17]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.