Atto-farad measurement and modeling of on-chip coupling capacitance

A first reported method of measuring coupling capacitance (both inter- and intralevel) between any two lines in the presence of any other lines in a very large scale integration (VLSI) chip, to an accuracy of atto-farad range, is discussed. The setup simply requires dc current measurement and the method has been tested for 180 nm and 130 nm technologies. Furthermore, the method can be easily implemented for on-wafer e-test measurement in a fab, to study die-to-die and wafer-to-wafer coupling capacitance variation due to manufacturing process variation. In one process, it has been observed that the coupling capacitance between parallel lines could vary as much as 17%.

[1]  Shoba Krishnan,et al.  Analytical capacitance model for high-speed interconnects with diagonal routing , 2002, Proceedings of the IEEE 2002 International Interconnect Technology Conference (Cat. No.02EX519).

[2]  Llanda M. Richardson,et al.  Modeling and extraction of interconnect capacitances for multilayer VLSI circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Hong Shick Min,et al.  Measurement and characterization of multilayered interconnect capacitance for deep-submicron VLSI technology , 1998 .

[4]  M. Haond,et al.  Ultra low capacitance measurements in multilevel metallisation CMOS by using a built-in electron-meter , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  J.C. Chen,et al.  An on-chip, attofarad interconnect charge-based capacitance measurement (CBCM) technique , 1996, International Electron Devices Meeting. Technical Digest.

[6]  Y.L. Le Coz,et al.  A methodology for full-chip extraction of interconnect capacitance using Monte Carlo-based field solvers , 1997, SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest.