Hierarchical specification and transformation of algorithms and VLSI-architectures

In this paper the specification and processing of data (type) hierarchy is integrated in the transformative approach of the design of application-specific circuits. The processing of the type hierarchy is solved by program transformations, which can be proven correct.

[1]  Patrice Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA '84.

[2]  Lothar Thiele,et al.  Compiler Techniques for Massive Parallel Architectures , 1992 .

[3]  Lothar Thiele,et al.  On the design of piecewise regular processor arrays , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Jürgen Teich,et al.  A compiler for application specific processor arrays , 1993 .

[5]  Jürgen Teich,et al.  Partitioning of processor arrays: a piecewise regular approach , 1993, Integr..

[6]  Thomas Kailath,et al.  Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.

[7]  D.I. Moldovan,et al.  On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.

[8]  Lothar Thiele,et al.  ON THE SYNTHESIS OF MASSIVELY PARALLEL ARCHITECTURES , 1993 .

[9]  François Irigoin,et al.  Supernode partitioning , 1988, POPL '88.

[10]  E. Deprettere,et al.  Automatic design and partitioning of systolic/wavefront arrays for VLSI , 1988 .

[11]  L. Thiele,et al.  Hierarchical concepts in the design of processor arrays , 1992, CompEuro 1992 Proceedings Computer Systems and Software Engineering.

[12]  Lothar Thiele.  Resource constrained scheduling of uniform algorithm , 1993, Proceedings of International Conference on Application Specific Array Processors (ASAP '93).

[13]  Charles E. Leiserson,et al.  Optimizing Synchronous Circuitry by Retiming (Preliminary Version) , 1983 .

[14]  V. van Dongen,et al.  Uniformization of linear recurrence equations: a step toward the automatic synthesis of systolic arrays , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[15]  Jürgen Teich,et al.  Control generation in the design of processor arrays , 1991, J. VLSI Signal Process..

[16]  P. Quinton.  Automatic synthesis of systolic arrays from uniform recurrent equations , 1984, ISCA 1984.

[17]  Sanjay V. Rajopadhye,et al.  On Synthesizing Systolic Arrays from Recurrence Equations with Linear Dependencies , 1986, FSTTCS.

[18]  Y. Wong,et al.  Broadcast removal in systolic algorithms , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[19]  Richard M. Karp,et al.  The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.

[20]  K. Mani Chandy.  Parallel program design , 1989 .